EAST SEARCH 09/24/2007 TLM

	Туре	L #	Hits	Search Text	DBs
1	BRS	L1	1548	712/209,210,233,300.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
2	BRS	L2	238	711/123.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
3	BRS	L3	183	711/210.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
4	BRS	L4	138	714/53.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
5	BRS	L 5	803	714/710,711.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
6	BRS	L6	267	712/213.ccls.	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
7	BRS	L7	689	instruction adj exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
8	BRS	L8	474	L7 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
9	BRS	L9	112	L8 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
10	BRS	L10	299	instruction adj extension\$2	US- PGPUB; USPAT; USOCR; IBM_TD B
11	BRS	L11	223	L10 (partition\$4 or split\$4 or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
12	BRS	L12	51	L11 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
13	BRS	L14 ·	102	L10 partition\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
14	BRS	L17	51	L11 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
15	BRS	L19	0	L10 partitiion\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
16	BRS	L20	0	instruction adj extenstion\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
17	BRS	L25	182	711/210.ccls.	US- PGPUB; USPAT; USOCR; IBM_TD B
18	BRS	L26	7 7	L25 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
19	BRS	L28		((constant\$2 or immediate\$2) near4 separate\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
20	BRS	L29	269	L28 instruction contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
21	BRS	L30	171	L29 pointer\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
22	BRS	L31	170	L30 (memory or register\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
23	BRS	L32	689	instruction adj exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
24	BRS	L33	4 / 4	or group\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
25	BRS	L34	112	L33 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
26	BRS	L36	182	711/210.ccls.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
27	BRS	L37	77		US- PGPUB; USPAT; USOCR; IBM_TD B
28	BRS	L39	1	(((constant\$2 or immediate\$2) near4 separate\$3) near3 pointer\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
29	BRS	L40	1	immediate\$2) near4 separate\$3) near4 pointer\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
30	BRS	L41	170	L31 stor\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
31	BRS	L42	299	instruction adj extension\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
32	BRS	L4 ⁻ 3	1ノノ く		US- PGPUB; USPAT; USOCR; IBM_TD B
33	BRS	L44	51	L43 contiguous\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
34	BRS	L45	102	L42 partition\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
35	BRS	L48	0	L42 partitiion\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
36	BRS	L49	803	714/710.ccls. or 714/711.ccls	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
37	BRS	L50	92		US- PGPUB; USPAT; USOCR; IBM_TD B
38	BRS	L51	90	L50 memory	US- PGPUB; USPAT; USOCR; IBM_TD B
39	BRS .	L52	177	(memory adj patch\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
40	BRS	L55	51	L43 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
41	BRS	L59	54	"L323" contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
42	BRS	L61	1018	microsequencer	US- PGPUB; USPAT; USOCR; IBM_TD B
43	BRS	L62	218	L61 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
44	BRS	L63	187	L62 memory	US- PGPUB; USPAT; USOCR; IBM_TD B
45	BRS	L64	39	L52 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
46	BRS	L65	0	instruction adj extenstion\$2	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
47	BRS	L66	54	instruction near2 cache near2 width	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
48	BRS	L67	59	instruction near2 cache near2 width	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
49	BRS	L68 .	27	(instruction near2 cache near2 width) and instruction near2 (extension or prefix or predicate)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
50	BRS	L69	153	((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
51	BRS	L73	104	(instruction near2 cache) and ((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
52	BRS	L18	1	L15 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
53	BRS	L56	1	L46 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
54	BRS	L 60	1	"6308258".pn.	US- PGPUB; USPAT; USOCR; IBM_TD B
55	BRS	L72	1	(instruction near2 cache near2 width) same instruction near2 (extension or prefix or predicate)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
56	BRS	L13	85	L9 not L12	US- PGPUB; USPAT; USOCR; IBM_TD B
57	BRS	L15	42	L14 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
58	BRS	L16	9	L12 not L15	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
59	BRS	L21	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
60	BRS	L22	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
61	BRS	L23	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
62	BRS	L24	14	L23 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
63	BRS	L27	11	L26 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
64	BRS	L35	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
65	BRS	L38	11	L37 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
66	BRS	L46	42	L45 contiguous	US- PGPUB; USPAT; USOCR; IBM_TD B
67	BRS	L47	9	L44 not L46	US- PGPUB; USPAT; USOCR; IBM_TD B
68	BRS	L53	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
69	BRS	L54	14	L53 exten\$4	US- PGPUB; USPAT; USOCR; IBM_TD B
70	BRS	L57	85	L34 not L44	US- PGPUB; USPAT; USOCR; IBM_TD B
71	BRS	L58	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
72	BRS	L 70	34	((combin\$3 or merg\$3) near4 instruction near4 (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
73	BRS	L71	-	(instruction near2 cache) same ((combin\$3 or merg\$3) with instruction with (extension))	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
74	BRS	L74	13	(instruction near2 cache near2 width) and instruction near2 (extension)	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B
75	BRS	L75	65	instruction near2 extension near2 cache	US- PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN T; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
1	BRS	L2	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
2	BRS	L6	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
3	BRS	L 7	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
4	BRS	L8	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
5	BRS	L 9	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
6	BRS	L10	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
7	BRS	L 11	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
8	BRS	L12	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
9	BRS	L17	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
10	BRS	L18	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
11	BRS	L19	1404		US- PGPUB; USPAT; USOCR; IBM_TD B
12	BRS	L23	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
13	BRS	L24	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
14	BRS	L25	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
15	BRS	L26	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
16	BRS	L27	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
17	BRS	L28	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
18	BŖS	L29	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD
19	BRS	L30	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
20	BRS	L31	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
21	BRS	L32	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
22	BRS	L33	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
23	BRS	L47	うしわ	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
24	BRS	L 51	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
25	BRS	L53	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
26	BRS	L54	23		US- PGPUB; USPAT; USOCR; IBM_TD B
27	BRS	L57	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
28	BRS	L69	2	(fixed adj length)(bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
29	BRS	L77	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
30	BRS	L85	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
31	BRS	L86	117	L85 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
32	BRS	L91	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
33	BRS	L97	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
34	BRS	L98	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
35	BRS .	L99	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
36	BRS	L100	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
37	BRS	L103	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
38	BRS	L114	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
39	BRS	L115	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
40	BRS	L117	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
41	BRS	L118	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
42	BRS	L119	12 11 P	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
43	BRS	L122	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
44	BRS	L123	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
45	BRS	L124	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
46	BRS	L126	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
47	BRS	L127	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
48	BRS	L128	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
49	BRS	L129	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
50	BRS	L130 _.	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
51	BRS	L131	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
52	BRS	L132	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
53	BRS	L133	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
54	BRS	L134	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
55	BRS	L135	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
56	BRS	L136	2	(fived adi length)(hit adi	US- PGPUB; USPAT; USOCR; IBM_TD B
57	BRS	L137	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
58	BRS	L138	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
59	BRS	L140	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
60	BRS	L168	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
61	BRS	L199	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
62	BRS	L200	117	L199 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
63	BRS	L208	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
64	BRS	L245	264	(page adj partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
65	BRS	L250	4	altman-erik.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
66	BRS	L251	6	gschwind-michael.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
67	BRS	L252	0		US- PGPUB; USPAT; USOCR; IBM_TD B
68	.BRS	L253	0	luick-davidin.	US- PGPUB; USPAT; USOCR; IBM_TD B
69	BRS	L254	47	luick-david-a.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
70	BRS	L255	0	prener-daniel.in.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
71	BRS	L256	39	prener.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
72	BRS	L257	0	rivers-jude.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
73	BRS	L260	2	sathaye-sumedh.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
74	BRS	L261	25	wellman-john-david.in.	US- PGPUB; USPAT; USOCR; IBM_TD B
75	BRS	L262	1	L259 ((code adj page\$2) or codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
76	BRS	L263	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
77	BRS	L264	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
78	BRS	L265	202 .	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
79	BRS	L267	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
80	BRS	L268	О	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
81	BRS	L269	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
82	BRS	L270	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
83	BRS	L271	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
84	BRS	L272	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
85	BRS	L273	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
86	BRS	L274		(fixed adj length)(bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
87	BRS	L275	357	(32-bit adj \instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
88	BRS	L276	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
89	BRS	L277	0	(memory adj pag\$4) (extens\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
90	BRS	L278	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
91	BRS	L279	ותנותו	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
92	BRS	L280	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
93	BRS	L281	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
94	BRS	L282	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
95	BRS	L283	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
96	BRS	L284	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
97	BRS	L285	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
98	BRS	L286	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
99	BRS	L287	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
100	BRS	L288	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
101	BRS	L289	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
102	BRS	L290	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
103	BRS	L291	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
104	BRS	L292 _.	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
105	BRS	L293	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
106	BRS	L294	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
107	BRS	L295	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
108	BRS	L296	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
109	BRS	L297	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
110	BRS	L298	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
111	BRS	L299	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
112	BRS	L304	1404	"Lll" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
113	BRS	L306	357	(32-bit adj instruction) (8-bit)	US- PGPUB; USPAT; USOCR; IBM_TD B
114	BRS	L307	339	(memory adj pag\$4) (extend\$2 near2 bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
115	BRS	L308	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
116	BRS	L309	23	(memory adj pag\$4) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
117	BRS	L310	Ο	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
118	BRS	L311	1404	"L11" extension	US- PGPUB; USPAT; USOCR; IBM_TD B
119	BRS	L312	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
120	BRS	L313	コリカ	partition\$4 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
121	BRS	L314	836	(page near3 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
122	BRS	L315	0	((code adj page\$2) near4 plit\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
123	BRS	L316	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
124	BRS	L317	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
125	BRS	L322	0	"566510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
126	BRS	L323	0	((codepage\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
127	BRS	L324	202	(codepage\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
128	BRS	L325	0	((codepage\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
129	BRS	L326		(fixed adj length)(bit adj instruction) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
130	BRS	L59	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
131	BRS	L68	1	(fixed adj length)(bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
132	BRS	L78	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
133	BRS	L79	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
134	BRS	L80	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
135	BRS	L109	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
136	BRS	L116		(fixed adj length) (bit adj	US- PGPUB; USPAT; USOCR; IBM_TD B
137	BRS	L121	1	"5935237" PN	US- PGPUB; USPAT; USOCR; IBM_TD B
138	BRS	L125	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
139	BRS	L139	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
140	BRS .	L300	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
141	BRS	L303	1		US- PGPUB; USPAT; USOCR; IBM_TD B
142	BRS	L318	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
143	BRS	L319	1	"6314504".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
144	BRS	L320	1	(fixed adj length)(bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
145	BRS	L321	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
146	BRS	L329		(fixed adj length)(bit adj instruction) (extension adj bits) (memory adj page)	US- PGPUB; USPAT; USOCR; IBM_TD B
147	BRS	L330	1	"5935237".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
148	BRS	L331	1	"5666510".PN.	US- PGPUB; USPAT; USOCR; IBM_TD B
149	BRS	L332	1	(32-bit adj instruction) (8-bit adj extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
150	BRS	Ll	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
151	BRS	L 3	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
152	BRS	L4	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
153	BRS	Ļ5	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
154	BŖS	L13	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
155	BRS	L14	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
156	BRS	L15	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
157	BRS	L16	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
158	BRS	L21	36	L20 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
159	BRS	L22	12	L21 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
160	BRS	L34	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
161	BRS	L35	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
162	BRS ·	L36	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
163	BRS	L37	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
164	BRS	L38	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
165	BRS	L39	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#.	Hits	Search Text	DBs
166	BRS	L40	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
167	BRS	L41	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
168	BRS	L43	36	L42 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
169	BRS	L44	12	L43 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
170	BRS	L45	2	L43 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
171	BRS	L46	6	L32 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
172	BRS	L48	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
173	BRS	L49	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
174	BRS	L50	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B
175	BRS	L52	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
176	BRS	L55	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
177	BRS	L56	7	L55 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
178	BRS	L58	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
179	BRS	L60	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
180	BRS	L61	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
181	BRS	L62	86	(32-bit adj instruction)	US- PGPUB; USPAT; USOCR; IBM_TD B
182	BRS	L63	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
183	BRS	L64	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
184	BRS	L65	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
185	BRS	L66	44	(fixed adj length)(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
186	BRS	L67	43	(fixed adj length) (bit adj	US- PGPUB; USPAT; USOCR; IBM_TD B
187	BRS	L70	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
188	BRS	L71	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
189	BRS	L74	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B
190	BRS	L 75	32	L73 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
191	BRS	L76	25	L75 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
192	BRS	L81	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
193	BRS	L82	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
194	BRS	L83	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
195	BRS	L84	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
196	BRS	L87	36	L86 processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
197	BRS	L88	2	T.87 TT.B	US- PGPUB; USPAT; USOCR; IBM_TD B
198	BRS	L89	6	L85 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
199	BRS	L90	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
200	BRS	L92	44	(fixed adj length)(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

•	Туре	L#	Hits	Search Text	DBs
201	BRS	L93		(fixed adj length)(bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
202	BRS	L94	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
203	BRS	L102	36	L101 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
204	BRS	L104	12	L102 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
205	BRS	L105	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
206	BRS ·	L106	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
207	BRS	L107	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
208	BRS	L108	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
209	BRS	L110	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
210	BRS	L111	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
211	BRS	L112	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
212	BRS	L113	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
213	BRS	L120	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
214	BRS	L141	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
215	BRS	L142	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
216	BRS	L143	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
217	BRS	L144	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
218	BRS	L145	12	L87 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
219	BRS	L146	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B
220	BRS	L147	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
221	BRS	L148	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
222	BRS	L149	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
223	BRS	L150	7	L149 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
224	BRS	L151	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
225	BRS	L152	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
226	BRS	L153	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
227	BRS	L154	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
228	BRS	L155	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
229	BRS	L156	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
230	BRS	L157	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
231	BRS	L158	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
232	BRS	L159	32 ⁻	L95 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
233	BRS	L160	25	L159 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
234	BRS	L161	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
235	BRS	L163	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B
236	BRS	L164	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
237	BRS	L165	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
238	BRS	L166	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
239	BRS	L167	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
240	BRS	L170	36	L169 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
241	BRS	L171	12	L170 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
242	BRS	L172	2	L170 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
243	BRS	L173	6	L168 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
244	BRS	L174	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
245	BRS	L175	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
246	BRS	L176	29 ·	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
247	BRS	L177	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
248	BRS	L178	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
249	BRS	L179	7	L178 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
250	BRS	L180	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B
251	BRS	L181	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	*L#	Hits	Search Text	DBs
252	BRS	L182	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
253	BRS	L183	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
254	BRS	L184	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
255	BRS	L185	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
256	BRS	L186	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
257	BRS	L187	44	(fixed adj length)(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
258	BRS	L188	43	(fixed adj length)(bit adj instruction) (extension adj bits) page	US- PGPUB; USPAT; USOCR; IBM_TD B
259	BRS	L189	6	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
260	BRS	L190	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
261	BRS	L191	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
262	BRS	L193	32	L192 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
263	BRS	L194	25	L193 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
264	BRS	L195	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
265	BRS	L196	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
266	BRS	L197	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
267	BRS	L198	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
268	BRS	L201	36	L200 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
269	BRS	L202	2	L201 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
270	BRS	L203	6	L199 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
271	BRS	L204	3	partition\$4 near5 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
272	BRS	L205	44	(fixed adj length)(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
273	BRS	L206		(fixed adi length)(bit adi	US- PGPUB; USPAT; USOCR; IBM_TD B
274	BRS	L207	1	(fixed adj length adj instruction\$2) (extension adj bits) (page adj table\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
275	BRS	L210	36	L209 processor	US- PGPUB; USPAT; USOCR; IBM_TD B
276	BRS	L211	12	L210 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
277	BRS	L212	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
278	BRS	L213	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
279	BRS	L214	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
280	BRS	L215	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
281	BRS	L216	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
282	BRS	L217	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
283	BRS	L218	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
284	BRS	L219	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
285	BRS	L220	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
286	BRS	L221	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
287	BRS	L222	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
288	BRS	L223	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
289	BRS	L224	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
290	BRS	L225	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
291	BRS	L226	12	L201 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
292	BRS	L227	29	(memory adj pag\$4) near5 partition	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
293	BRS	L228	6	partition\$4 near8 (individual adj page\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
294	BRS	L229	39	(memory adj pag\$4) (extend\$2 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
295	BRS	L230	59	(memory adj pag\$4) (extens\$4 adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
296	BRS	L231	7	L230 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
297	BRS	L232	4	(32-bit adj instruction) (8-bit adj extension)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
298	BRS	L233	4	(32-bit adj instruction) (8-bit near3 extend\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
299	BRS	L234	12	(32-bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
300	BRS	L235	5	(32-bit adj instruction) (8-bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
301	BRS	L236	86	(32-bit adj instruction) (bit near3 extens\$3)	US- PGPUB; USPAT; USOCR; IBM_TD B
302	BRS	L237	101	(bit adj instruction) (extension adj bit\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
303	BRS	L238	83	(bit adj instruction) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
304	BRS	L239	8	(fixed adj length adj instruction\$2) (extension adj bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
305	BRS	L241	32	L240 TLB	US- PGPUB; USPAT; USOCR; IBM_TD B
306	BRS	L242	25	L241 RISC	US- PGPUB; USPAT; USOCR; IBM_TD B
307	BRS	L243	9	("4679140" "4876639" "4893235" "5666510" "5680567" "5687344" "5809274").PN. OR ("6314504").URPN.	US- PGPUB; USPAT; USOCR
308	BRS	L244	57	(extension adj bits) processor (fixed adj length)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
309	BRS	L266	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
310	BRS	L301	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
311	BRS	L302	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
312	BRS	L305	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
313	BRS	L327	36	L246 processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
314	BRS	L328	12	L327 boundary	US- PGPUB; USPAT; USOCR; IBM_TD B
315	BRS	L333	3	((code adj page\$2) near4 split\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
316	BRS	L334	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
317	BRS	L335	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
318	BRS	L336	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L#	Hits	Search Text	DBs
319	BRS	L337	25	((code adj page\$2) near4 section\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
320	BRS	L338	14	((code adj page\$2) near4 divide\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
321	BRS	L339	6	((code adj page\$2) near4 partition\$4)	US- PGPUB; USPAT; USOCR; IBM_TD B
322	BRS	L20	117	L18 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
323	BRS	L42	117	L32 extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
324	BRS	L101	117	L100 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
325	BRS	L162	117	L85 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
326	BRS	L169	117	L168 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
327	BRS	L209	117	L208 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
328	BRS	L246	117	L245 extension	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search Text	DBs
329	BRS _.	L247	117	L199 extension	US- PGPUB; USPAT; USOCR; IBM_TD B
330	BRS	L259	127	712/210.ccls or 712/209.ccls. (instruction adj word\$2)	US- PGPUB; USPAT; USOCR; IBM_TD B
331	BRS _.	L73	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B
332	BRS	L95	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B
333	BRS	L192	360	(extension adj bits) processor	US- PGPUB; USPAT; USOCR; IBM_TD B

	Туре	L #	Hits	Search	Text	DBs
334	BRS	L240	360	(extension adj processor	bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
335	BRS	L72	520	(extension adj	bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
336	BRS	L96	520	extension adj	bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
337	BRS	L248	520	(extension adj	bits)	US- PGPUB; USPAT; USOCR; IBM_TD B
338	BRS	L249	520	(extension adj	bits)	US- PGPUB; USPAT; USOCR; IBM_TD B

	Type	L #	Hits	Search Text	DBs
339	BRS	L258	649	rivers in	US- PGPUB; USPAT; USOCR; IBM_TD B
340	BRS	L340	1	combin\$3.clm. and instruction.clm. and word.clm. and code.clm. and page.clm. and page.clm. and	US- PGPUB

	Туре	Ref #	Hits	Search Text	DBs
1	BRS	S1	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
2	BRS	S2	13	S1 (page adj table)	US-PGPUB; USPAT; USOCR; IBM_TDB
3	BRS	S 3	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
4	BRS	S4	13	S3 (page adj table)	US-PGPUB; USPAT; USOCR; IBM_TDB
5	BRS	S5	2	S4 width	US-PGPUB; USPAT; USOCR; IBM_TDB
6	BRS	S6	13	S4 length	US-PGPUB; USPAT; USOCR; IBM TDB
7	BRS	S7	13	S4 size	US-PGPUB; USPAT; USOCR; IBM_TDB
8	BRS	S8	0	S4 n-bits	US-PGPUB; USPAT; USOCR; IBM_TDB
9	BRS	S9	1	S4 (n near3 bit\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
10	BRS	S10	13	S4 variable	US-PGPUB; USPAT; USOCR; IBM_TDB
11	BRS	S11	10	S4 (variable adj size)	US-PGPUB; USPAT; USOCR; IBM_TDB

	Туре	Ref #	Hits	Search Text	DBs
12	BRS	S12	0	S4 ((variable adj size) near	US-PGPUB; USPAT; USOCR; IBM_TDB
13	BRS	S13	()	S4 ((variable adj size) near3 instruction\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
14	BRS	S14	24	(instruction adj unit) (code	US-PGPUB; USPAT; USOCR; IBM_TDB
15	BRS	S15	24	(instruction adj unit) (code	US-PGPUB; USPAT; USOCR; IBM_TDB
16	BRS	S24	13	S18 variable	US-PGPUB; USPAT; USOCR; IBM_TDB
17	BRS	S17	24	(instruction adj unit) (code adj page)	US-PGPUB; USPAT; USOCR; IBM_TDB
18	BRS	S20	13	S18 length	US-PGPUB; USPAT; USOCR; IBM_TDB
19	BRS	S21	13	S18 size	US-PGPUB; USPAT; USOCR; IBM_TDB
20	BRS	S22	0	S18 n-bits	US-PGPUB; USPAT; USOCR; IBM_TDB
21	BRS	S26	I()		US-PGPUB; USPAT; USOCR; IBM_TDB
22	BRS	S27	0	S18 ((variable adj size) near3 instruction\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB

	Туре	Ref	# Hits	Search Text	DBs
23	BRS	S23	1	S18 (n near3 bit\$2)	US-PGPUB; USPAT; USOCR; IBM_TDB
24	BRS	S16	13	S14 (page adj table)	US-PGPUB; USPAT; USOCR; IBM TDB
25	BRS	S18	13	S17 (page adj table)	US-PGPUB; USPAT; USOCR; IBM TDB
26	BRS	S19	2	S18 width	US-PGPUB; USPAT; USOCR; IBM_TDB
27	BRS	S25	10	S18 (variable adj size)	US-PGPUB; USPAT; USOCR; IBM_TDB
28	BRS	S28	9	("5666510").URPN.	USPAT

EIC NPL SEARCH TLM 09/24/2007 10/720,585

COMMAND? ? OR INSTRUCTION? ? OR PROGRAM! OR PRO S1 12846120 ? OR CODE? OR CODING? OR FUNCTION? S1(5N) (MERG??? OR FUSE? ? OR FUSING OR UNIFY? OR 725270 UNIFIE? ? OR UNITE? OR SYNTHESI? OR COMBIN? OR INTEGRAT? OR INCLU? OR I-NCORPORAT?) 2518375 ENTEN? OR PREDICAT? OR PREFIX? OR PRE()(FIX???) OR SUFFIX? OR MMX OR MODIF? S2 AND S3 **S4** 42784 S5 839 S4(5N)(STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR KEE-P??? OR WRIT??? OR UPDAT?) 1372702 BUFFER? OR MEMOR? OR CACHE? OR CACHING?? OR QUEUE? S6 66406 S6(3N)(SPECIF? OR INDICAT? OR DESIR? OR REQUIR? OR S7 NECESS? OR CERTAIN?) (WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR S8 167321 BITS) (5N) (EOUAL? -OR AT() LEAST OR COMPARABL? OR IDENTICAL? OR EQUIVALEN? OR SAME OR SIMILAR) (WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR 33797 BITS))(5N)(MATCH? -OR AGREE? OR ALIKE OR AKIN OR CONGRUEN? OR COMMON? OR INCOMMO-N?) 124486 S1(5N)(WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS)) S10 16283 S3(5N)(WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS)) S11 S5 AND S6:S7 AND S8:S9 AND S10 AND S11 S12 S5 AND S6:S7 AND S8:S9 AND S1 AND S3 S13 610678 S1:S2 AND S3 S14 S15 13547 S14(5N)(STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR KE-EP??? OR WRIT??? OR UPDAT?) S16 27 S15 AND S6:S7 AND S8:S9 4 S16 AND S10 AND S11 S17 S18 27 S16 AND S1 AND S3 S19 23 S18 NOT S17 S20 RD (unique items) 11 S21 S6 AND S8:S9 AND S10 AND S11 6 2 S21 NOT S16 S22 2:INSPEC 1898-2007/Sep W3 File (c) 2007 Institution of Electrical Engineers File 6:NTIS 1964-2007/Oct W1 (c) 2007 NTIS, Intl Cpyrght All Rights Res 8:Ei Compendex(R) 1884-2007/Sep W3 File (c) 2007 Elsevier Eng. Info. Inc. 34:SCISEARCH(R) CITED REF SCI 1990-2007/SEP W4 File

(c) 2007 THE THOMSON CORP

35:Dissertation Abs Online 1861-2007/Jul

(c) 2007 ProQuest Info&Learning

56: Computer and Information Systems Abstracts 1966-2007/Sep File (c) 2007 CSA.

- File 60:ANTE: Abstracts in New Tech & Engineer 1966-2007/Aug (c) 2007 CSA.
- File 62:SPIN(R) 1975-2007/Sep W1
 - (c) 2007 American Institute of Physics
- File 65:Inside Conferences 1993-2007/Sep 27 (c) 2007 BLDSC all rts. reserv.
- File 95:TEME-Technology & Management 1989-2007/Sep W3
 (c) 2007 FIZ TECHNIK
- File 99:Wilson Appl. Sci & Tech Abs 1983-2007/Aug (c) 2007 The HW Wilson Co.
- File 111:TGG Natl.Newspaper Index(SM) 1979-2007/Sep 19 (c) 2007 The Gale Group
- File 144: Pascal 1973-2007/Sep W3
 - (c) 2007 INIST/CNRS
- File 239:Mathsci 1940-2007/Oct
 - (c) 2007 American Mathematical Society
- File 256:TecInfoSource 82-2007/May
 - (c) 2007 Info.Sources Inc
- File 434:SciSearch(R) Cited Ref Sci 1974-1989/Dec
 - (c) 2006 The Thomson Corp
- File 583:Gale Group Globalbase(TM) 1986-2002/Dec 13
 - (c) 2002 The Gale Group

```
17/7/1
          (Item 1 from file: 2)
DIALOG(R) File
               2: INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
07557029
          INSPEC Abstract Number: B2000-05-1265D-028, C2000-05-5320G-
017
 Title: A low-voltage 42.4 G-BPS single-ended read- modify - write bus
 programmable page- size on a 3D frame- buffer
  Author(s): Inoue, K.; Abe, H.; Mori, K.; Fukagawa, S.
  Author Affiliation: Syst.-LSI Div., Mitsubishi Electr. Corp.,
Itami,
Japan
  Journal:
            IEICE Transactions on Electronics
                                                   vol.E83-C, no.2
p.
195-204
  Publisher: Inst. Electron. Inf. & Commun. Eng,
  Publication Date: Feb. 2000 Country of Publication: Japan
  CODEN: IELEEJ ISSN: 0916-8524
  SICI: 0916-8524(200002)E83C:2L.195:V4SE;1-8
  Material Identity Number: P712-2000-002
  Language: English
                     Document Type: Journal Paper (JP)
  Treatment: Practical (P); Experimental (X)
  Abstract: Various kinds of high bandwidth architecture using
embedded
DRAM technology have been presented previously. In most cases, they
use
wide bus implementation and/or fast bus speed, which both have a die
penalty and a high power consumption penalty at the same time. The
proposed
single-ended read- modify - write
                                       bus doubles the bandwidth,
while
maintaining the
                         bus size and the same bus speed. The
                  same
data-bus
comprises a 1 kbit read-bus and a 1 kbit write-bus which work
concurrently,
with amplitude from 0 V to 1 V, and hence the measured power
consumption is
only 0.3 W at a frequency of 166 MHz. A programmable page- size
the page miss-rate and efficiently improves the bandwidth to be
comparable
to the wide bus and high speed approach. All the proposed features
implemented on a 3D frame- buffer to achieve 42.4 GBPS bandwidth.
(7
 Refs)
  Subfile: B C
  Copyright 2000, IEE
```

17/7/2 (Item 1 from file: 8)
DIALOG(R)File 8:Ei Compendex(R)
(c) 2007 Elsevier Eng. Info. Inc. All rts. reserv.

08548449 E.I. No: EIP00055156927

Title: Low-voltage 42.4 G-BPS single-ended read- modify - write bus and

programmable page- size on a 3D frame- buffer

Author: Inoue, Kazunari; Abe, Hideaki; Mori, Kaori; Fukagawa, Shuji

Corporate Source: Mitsubishi Electric Corp, Itami-shi, Jpn

Source: IEICE Transactions on Electronics v E83-C n 2 2000. p 195-204

Publication Year: 2000

CODEN: IELEEJ ISSN: 0916-8524

Language: English

Document Type: JA; (Journal Article) Treatment: T; (Theoretical)

Journal Announcement: 0006W4

Abstract: Various kinds of high bandwidth architecture using the embedded

DRAM technology have been presented previously. In most cases, they use wide bus implementation and/or fast bus speed, that both have the penalty

of die area and much power consumption at the same time. The proposing single-ended read- modify - write bus increases the bandwidth twice as high, while it maintains the same bus size and the same bus speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each works concurrently, and has amplitude from 0 V to 1 V, hence the measured

power consumption is only 0.3 W at a frequency of 166 MHz. A programmable

page- size reduces the page miss-rate and efficiently improves the bandwidth that is comparable to the wide bus and fast speed approach. All

the proposing features are implemented on a 3D frame-buffer to achieve

42.4 G-BPS bandwidth. (Author abstract) 7 Refs.

17/7/3 (Item 1 from file: 56)
DIALOG(R)File 56:Computer and Information Systems Abstracts
(c) 2007 CSA. All rts. reserv.

0000348194 IP ACCESSION NO: 456425

Low-voltage 42.4 G-BPS single-ended read- modify - write bus and programmable page- size on a 3D frame- buffer

Inoue, Kazunari; Abe, Hideaki; Mori, Kaori; Fukagawa, Shuji Mitsubishi Electric Corp, Itami-shi, Jpn

IEICE Transactions on Electronics, v E83-C, n 2, p 195-204, 2000 PUBLICATION DATE: 2000

PUBLISHER: Oxford University Press, Walton St., Oxford, OX2 6DP

COUNTRY OF PUBLICATION: UK

PUBLISHER URL: http://www.oup.co.uk

DOCUMENT TYPE: Journal Article

RECORD TYPE: Abstract LANGUAGE: English ISSN: 0916-8524

FILE SEGMENT: Computer & Information Systems Abstracts

ABSTRACT:

Various kinds of high bandwidth architecture using the embedded DRAM technology have been presented previously. In most cases, they use wide bus

implementation and/or fast bus speed, that both have the penalty of die area and much power consumption at the same time. The proposing single-ended read-modify - write bus increases the bandwidth twice as high, while it maintains the same bus size and the same bus speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each works concurrently, and has amplitude from 0 V to 1 V, hence the measured

power consumption is only 0.3 W at a frequency of 166 MHz. A programmable

page- size reduces the page miss-rate and efficiently improves the bandwidth that is comparable to the wide bus and fast speed approach. All

the proposing features are implemented on a 3D frame-buffer to achieve

42.4 G-BPS bandwidth.

17/7/4 (Item 1 from file: 144)

DIALOG(R) File 144: Pascal

(c) 2007 INIST/CNRS. All rts. reserv.

14610441 PASCAL No.: 00-0279672

Low-voltage 42.4 G-BPS single-ended read- modify - write bus and programmable page- size on a 3D frame- buffer

INOUE K; ABE H; MORI K; FUKAGAWA S

Mitsubishi Electric Corp, Itami-shi, Japan

Journal: IEICE Transactions on Electronics, 2000, v E83-C (2) 195-204

ISSN: 0916-8524 Availability: INIST-26604

No. of Refs.: 7 Refs.

Document Type: P (Serial) ; A (Analytic)

Country of Publication: Japan

Language: English

Various kinds of high bandwidth architecture using the embedded DRAM

technology have been presented previously. In most cases, they use wide bus

implementation and/or fast bus speed, that both have the penalty of die

area and much power consumption at the same time. The proposing

single-ended read- modify - write bus increases the bandwidth twice as

high, while it maintains the same bus size and the same bus speed.

The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each

works concurrently, and has amplitude from 0 V to 1 V, hence the measured

power consumption is only 0.3 W at a frequency of 166 MHz. A programmable

page- size reduces the page miss-rate and efficiently improves the

bandwidth that is comparable to the wide bus and fast speed approach.

the proposing features are implemented on a 3D frame-buffer to achieve

42.4 G-BPS bandwidth.

```
20/7/1
         (Item 1 from file: 2)
               2:INSPEC
DIALOG(R)File
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
09892486
Title: A nonredundant ternary CAM circuit for network search engines
 Author(s): Akhbarizadeh, M.J.; Nourani, M.; Vijayasarathi, D.S.;
Balsara,
Τ.
 Author Affiliation: Cisco Syst. Inc, San Jose, CA, USA
 Journal: IEEE Transactions on Very Large Scale Integration (VLSI)
Systems
   vol.14, no.3
                   p.268-78
 Publisher: IEEE,
 Publication Date: March 2006 Country of Publication: USA
 CODEN: IEVSE9 ISSN: 1063-8210
 SICI: 1063-8210(200603)14:3L.268:NTCN;1-8
 Material Identity Number: P986-2006-004
 DOI: 10.1109/TVLSI.2006.871760
 Language: English
                    Document Type: Journal Paper (JP)
 Treatment: Practical (P); Experimental (X)
 Abstract: An optimized Ternary CAM concept is introduced for the
hardware
search engines in high-speed Internet routers. Our design employs w + 1
bits to store a word of size w, whereas a conventional TCAM needs 2w
RAM
bits for the same word size . Based on this concept an 8-bit
cluster is
designed out of 9 SRAM bits, used as the basic building block of
Prefix -CAM (PCAM) structure. Four such clusters merge to store a
IPv4
      prefix , thus, configuring a PCAM suitable for Internet
packet
forwarding. This PCAM module employs 48% less SRAM cells and a total of
less transistors plus 50% less address decode interconnects compared
conventional TCAM, for equal storage size and equal
functionality .
We show that PCAM can be employed for multifield packet
classification.
Other factors, such as lookup speed and power dissipation, are
adversely affected. (31 Refs)
  Subfile: B C
  Copyright 2006, The Institution of Engineering and Technology
```

```
20/7/2
           (Item 2 from file: 2)
DIALOG(R) File
               2: INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
09538538
          INSPEC Abstract Number: C2005-09-6150C-052
 Title: Maintaining consistency and bounding capacity of software
code
caches
 Author(s): Bruening, D.; Amarasinghe, S.
 Author Affiliation: Comput. Sci. & Artificial Intelligence Lab.,
MIT,
Cambridge, MA, USA
 Conference
                       International Symposium on Code Generation
              Title:
and
Optimization
               p.74 - 85
 Publisher: IEEE Comput. Soc, Los Alamitos, CA, USA
 Publication Date: 2005 Country of Publication: USA xv+339 pp.
 ISBN: 0 7695 2298 X
                        Material Identity Number: XX-2005-00553
 U.S. Copyright Clearance Center Code: 0-7695-2298-X/05/$20.00
                       International Symposium on Code Generation
 Conference
             Title:
and
Optimization
 Conference Date: 20-23 March 2005 Conference Location: San Jose,
CA,
USA
                      Document Type: Conference Paper (PA)
 Language: English
 Treatment: Practical (P)
 Abstract: Software code
                               caches are becoming ubiquitous, in
dynamic
optimizers, runtime tool platforms, dynamic translators fast simulators
emulators, and dynamic compilers. Caching frequently executed
fragments
of code provides significant performance boosts, reducing the
overhead of
translation and emulation and meeting or exceeding native
performance in
dynamic optimizers. One disadvantage of caching, memory expansion,
can
sometimes be ignored when executing a single application.
However, as
optimizers and translators are applied more and more in production
              expansion from running multiple applications
     memory
simultaneously
         problematic. A second drawback to
                                                caching
                                                           is the
becomes
added
requirement of maintaining consistency between the code
original
         code . On architectures like IA-32 that do not require
explicit
                            modifying
                                       code , detecting code
application actions when
changes is
challenging. Again, consistency can be ignored for certain sets
applications, but as caching systems scale up to executing large,
modern,
```

complex programs , consistency becomes critical. This paper presents efficient schemes for keeping a software code cache consistent and for dynamically bounding code cache size to match the current working set of the application. These schemes are evaluated in the DynamoRIO runtime code manipulation system, and operate on stock hardware in the presence of multiple threads and dynamic behavior, including dynamically-loaded, generated, and even modified code . (37 Refs) Subfile: C

Copyright 2005, IEE

```
20/7/3
            (Item 3 from file: 2)
DIALOG(R).File
               2: INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
          INSPEC Abstract Number: C9703-4240C-006
  Title: Feasible time-optimal algorithms for Boolean
exclusive- write parallel random-access machines
  Author(s): Dietzfelbinger, M.; Kutylowski, M.; Reischuk, R.
  Author Affiliation: Fachbereich Inf., Dortmund Univ., Germany
  Journal: SIAM Journal on Computing
                                      vol.25, no.6
                                                       p.1196-230
  Publisher: SIAM,
  Publication Date: Dec. 1996 Country of Publication: USA
  CODEN: SMJCAT ISSN: 0097-5397
  SICI: 0097-5397(199612)25:6L.1196:FTOA;1-G
  Material Identity Number: S171-97001
  U.S. Copyright Clearance Center Code: 0097-5397/96/$2.00+0.15
  Language: English
                      Document Type: Journal Paper (JP)
  Treatment: Practical (P)
  Abstract: It was shown some years ago that the computation time for
many
important
           Boolean
                      functions
                                            arguments on concurrent-
                                   of
                                        n
read
exclusive-write parallel random-access machines (CREW PRAMs) of
unlimited
                           phi (n) approximately=0.72 log/sub 2/ n. On
 size
            at
                   least
        is
the
other hand, it is known that every Boolean function of n arguments
computed in phi (n)+1 steps on a CREW PRAM with n.2/\sup n-1/ processors
memory cells. In the case of the OR of n bits, n processors and cells
sufficient. In this paper, it is shown that for many important
functions ,
there are CREW PRAM algorithms that almost meet the lower bound in
that
they take phi (n)+o(log n) steps but use only a small number of
processors
     memory cells (in most cases, n). In addition, the cells only
and
have to
store binary words of bounded length (in most cases, length 1). We
call
                    "feasible".
                                 The
                                       functions
                                                   concerned include
such
       algorithms
the
following: the PARITY
                         function
                                    and, more generally, all
symmetric
 functions ; a large class of Boolean formulas; some functions
non-Boolean domains \{0, \ldots, k-1\} for small k, in particular,
parallel-
 prefix sums; addition of n-bit numbers; and sorting n/l binary
numbers of
length 1. Further, it is shown that Boolean circuits with fan-in 2,
   and size s can be evaluated by CREW PRAMs with fewer then s
processors
```

```
in phi (2/sup d/)+o(d) approximately=0.72d+o(d) steps. For
the
exclusive-read exclusive-write (EREW) PRAM model, a feasible
algorithm is
described that computes PARITY of n bits in 0.86 log/sub 2/ n steps.
(33
    Refs)
    Subfile: C
    Copyright 1997, IEE
```

```
(Item 4 from file: 2)
 20/7/4
DIALOG(R) File
              2:INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
06063494
          INSPEC Abstract Number: C9511-6140D-028
 Title: Distributed data access in AC
 Author(s): Carlson, W.W.; Draper, J.M.
 Author Affiliation: IDA Supercomput. Res. Center, Bowie, MD, USA
 Journal: SIGPLAN Notices Conference Title: SIGPLAN Not. (USA)
vol.30,
no.8
       p.39-47
  Publication Date: Aug. 1995 Country of Publication: USA
 CODEN: SINODQ ISSN: 0362-1340
 Conference Title: Fifth ACM SIGPLAN Symposium on Principles and
Practice
of Parallel Programming, PPoPP
 Conference Sponsor: ACM
 Conference Date: 19-21 July 1995 Conference Location: Santa
Barbara,
CA, USA
 Language: English
                       Document Type: Conference Paper (PA); Journal
Paper
(JP)
  Treatment: Practical (P)
                      modified the C language to support a
 Abstract: We have
programming
 model based on a shared address space with physically distributed
memory
. With this model, called AC, users can write programs in which
the
nodes of a massively parallel processor can access remote memory
without
message passing. AC provides support for distributed arrays as
well as
pointers to distributed data. Simple array references and
pointer
dereferencing are sufficient to generate low-overhead remote reads
writes. We have implemented these ideas in a compiler based on the
GNU C
compiler
         and targeted at Cray Research's T3D.
performance
measurements show that AC generates code for remote accesses
which is
considerably faster than that of the native compiler for structures
about 16 words in size and virtually equivalent for larger
transfers.
(17 Refs)
  Subfile: C
  Copyright 1995, IEE
```

20/7/5 (Item 1 from file: 8) DIALOG(R) File 8:Ei Compendex(R) (c) 2007 Elsevier Eng. Info. Inc. All rts. reserv. 10781407 E.I. No: EIP05519609523 Title: Memory allocation for embedded systems with compile-time-unknown scratch-pad size Author: Nguyen, Nghi; Dominguez, Angel; Barua, Rajeev Corporate Source: Electrical and Computer Engineering Department University of Maryland, College Park, MD 20742, United States Conference Title: CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems Conference Location: San Francisco, CA, United States Conference Date: 20050924-20050927 Sponsor: ACM SIGMICRO; IEEE TC-uARCH; ACM SIGBED E.I. Conference No.: 66240 Source: CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems 2005. Publication Year: 2005 ISBN: 159593149X Language: English Document Type: CA; (Conference Article) Treatment: T; (Theoretical) Journal Announcement: 0512W5 Abstract: This paper presents the first memory allocation scheme embedded systems having scratch-pad memory whose size is unknown at compile time. A scratch-pad memory (SPM) is a fast compiler-managed SRAM that replaces the hardware-managed cache. Its uses are motivated by its better real-time guarantees as compared to cache and by its significantly lower overheads in energy consumption, area and access time. Existing data allocation schemes for SPM all require that the SPM size be known at compile-time. Unfortunately, the resulting executable is tied that size of SPM and is not portable to processor implementations different SPM size. Such portability would be valuable in situations where programs for an embedded system are not burned into the system at the time of manufacture, but rather are downloaded onto it during deployment, either using a network or portable media such as memory sticks. Such post-deployment code updates are common in distributed networks and personal hand-held devices. The presence of different SPM sizes in different devices is common because of the evolution in VLSI

technology

across years. The result is that SPM cannot be used in such situations with downloaded code . To overcome this limitation, this work presents a

compiler method whose resulting executable is portable across SPMs of any

size. The executable at run-time places frequently used objects in . SPM; it

considers code , global variables and stack variables for placement in

SPM. The allocation is decided by modified loader software before the

program is first run and once the SPM size can be discovered. The loader

then modifies the program binary based on the decided allocation.

keep the overhead low, much of the pre-processing for the allocation is

done at compile-time. Results show that our benchmarks average a 36% speed

increase versus an all-DRAM allocation, while the optimal static allocation scheme, which knows the SPM size at compile-time and is thus an

un-achievable upper-bound, is only slightly faster (41% faster than all-DRAM). Results also show that the overhead from our embedded loader

averages about 1% in both code -size and run-time of our benchmarks. Copyright 2005 ACM. 27 Refs.

```
20/7/6
           (Item 2 from file: 8)
DIALOG(R) File
               8:Ei Compendex(R)
(c) 2007 Elsevier Eng. Info. Inc. All rts. reserv.
          E.I. No: EIP05028777794
  Title: Logic-enhanced memory for 3D graphics tile-based rasterizers
 Author: Crisu, D.; Cotofana, S.D.; Vassiliadis, S.; Liuha, P.
  Conference Title: The 2004 47th Midwest Symposium on Circuits and
Systems
- Conference Proceedings
                                              Japan Conference
  Conference
                 Location:
                               Hiroshima,
Date:
20040725-20040728
  Sponsor: IEEE Circuits and Systems Society; Hiroshima University
  E.I. Conference No.: 64127
  Source: Midwest Symposium on Circuits and Systems The 2004 47th
Midwest
Symposium on Circuits and Systems - Conference Proceedings v 2 2004.
cat n 04CH37540)
  Publication Year: 2004
                 ISSN: 1548-3746
  CODEN: MSCSDL
 Language: English
  Document Type: CA; (Conference Article) Treatment: T;
(Theoretical); X;
(Experimental)
  Journal Announcement: 0501W3
  Abstract: An efficient logic-enhanced memory architecture to
accelerate
primitive traversal in 3D graphics tile-based rasterizers is
presented.
                                number of bits as the number of
The memory contains the same
pixels in the tile, and during rasterization time it is filled up in
several clock cycles by a systolic primitive scan-conversion subsystem
with the stencil of the primitive: ones are written for
locations
that represent tile pixels covered by primitive, otherwise zeros are
stored. Once the shape of the primitive has been coded inside the
memory
, the memory internal logic is capable of delivering, on request, up
four hit positions (positions inside the primitive) per clock cycle to
pixel processing pipelines, signaling when all the hit positions were
consumed. The logic-enhanced memory architecture presents the
following
benefits: it handles "ghost" primitives efficiently, hit positions are
communicated in a spatial pattern that increases the hit ratio of
caches in pull texture architectures, and hit positions can always be
mapped to different memory banks in the Z-buffer or color-buffer
breaking the "read- modify - write " dependency associated with depth
test
and color blending, thus allowing efficient pipelining. Hardware
implementation in a typical 0.18mum process technology for a QVGA 3D
graphics hardware accelerator with a tile size of 32 multiplied by 16
pixels has indicated that the memory can be clocked at 200MHz and
```

consumes an area of 120000mum**2. 9 Refs.

20/7/7 (Item 1 from file: 34)
DIALOG(R)File 34:SCISEARCH(R) CITED REF SCI
(c) 2007 THE THOMSON CORP. All rts. reserv.

08473399 Genuine Article#: 289LN Number of References: 7
Title: A low-voltage 42.4 G-BPS single-ended read- modify - write bus and

programmable page-sire on a 3D frame- buffer Author(s): Inoue K (REPRINT); Abe H; Mori K; Fukagawa S Corporate Source: MITSUBISHI ELECTR CORP, SYST LSI DIV AS MEMORY/ITAMI/HYOGO

6648641/JAPAN/ (REPRINT)

Journal: IEICE TRANSACTIONS ON ELECTRONICS, 2000, VE83C, N2 (FEB), P195-204

ISSN: 0916-8524 Publication date: 20000200

Publisher: IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG, KIKAI-SHINKO-KAIKAN BLDG MINATO-KU SHIBAKOEN 3 CHOME, TOKYO 105, JAPAN

Language: English Document Type: ARTICLE

Abstract: Various kinds of high bandwidth architecture using the embedded

DRAM technology have been presented previously. In most cases, they use

wide bus implementation and/or fast bus speed, that both have the penalty of die area and much power consumption at the same time. The

proposing single-ended read- modify - write bus increases the bandwidth twice as high, while it maintains the same bus size and

the same bus speed. The data-bus comprises 1 k-bit read-bus and 1 k-bit write-bus that each works concurrently, and has amplitude from 0

V to 1 V, hence the measured power consumption is only 0.3 W at a frequency of 166 MHz: A programmable page-size reduces the page miss-rate and efficiently improves the bandwidth that is comparable to

the wide bus and fast speed approach. All the proposing features are

implemented on a 3D frame-buffer to achieve 42.4 G-BPS bandwidth.

20/7/8 (Item 1 from file: 35)

DIALOG(R) File 35: Dissertation Abs Online

(c) 2007 ProQuest Info&Learning. All rts. reserv.

02013329 ORDER NO: AADAA-13128270

Modeling shape effects in nano magnetic materials with Web based micromagnetics

Author: Zhao, Zhidong

Degree: Ph.D. Year: 2004

Corporate Source/Institution: University of New Orleans (0108)

Adviser: Scott L. Whittenburg

Source: VOLUME 65/04-B OF DISSERTATION ABSTRACTS INTERNATIONAL.

PAGE 1923. 169 PAGES

This research work focuses on the geometry and shape effects on submicron magnetic material. A web based micromagnetics **program** is written to model the hysteresis loop of nano magnetic samples with arbitrary geometry shapes and multiple magnetic materials.

Three material samples have been modeled with this program along with nano magnets with a variety of geometric shapes.

Shape anisotropy has been introduced to a permalloy ring by adding a

cross-tie structure with various widths. The in-plane hysteresis loop

reversal behavior have no notable difference in direction parallel to the

cross-tie, but greatly changed in perpendicular and diagonal directions.

The switching field distribution is significantly reduced. The two distinct

"onion" bit states of the modified ring elements are stabilized in the hysteresis in the diagonal direction The changes in the

modified rings make them better candidates for Magnetic Random Access
Memory elements.

Two Pac-Man elements, PM I and PM II, geometrically modified from

disc and half disc respectively, are modeled. The PM I element undergoes a

magnetic reversal through a two-stage mechanism that involves nucleation in

the left and right middle areas followed by vortex core formation and vortex core motion in the lower middle area. The reversal process of the PM

II element lacks the vortex core formation and motion stage. The switching

field of the PM I and PM II elements are the same but the switching field

distribution of the PM II elements is much narrower than that of the PM $\scriptstyle\rm I$

element. Only the PM II element meets MRAM application requirements.

The thickness dependence of the magnetic properties of a coreshell

structure has been studied. The nano particles have a cobalt core and a permalloy shell. The nano spheres are the same size but with various

shell thickness. Simulations reveal a multi-stage reversal process without

the formation of a Bloch wall for thin shell structure and smooth reversal

process with the formation and motion of a Bloch wall for thick-shell structure. Gradual transition of the hysteresis loop patterns has been observed.

20/7/9 (Item 2 from file: 35)
DIALOG(R) File 35: Dissertation Abs Online

(c) 2007 ProQuest Info&Learning. All rts. reserv.

01203942 ORDER NO: NOT AVAILABLE FROM UNIVERSITY MICROFILMS INT'L. VECTORIZED INTERPROCESSOR COMMUNICATION AND DATA MOVEMENT IN SHARED-MEMORY

MULTIPROCESSORS (VECTORIZED MEMORY)

Author: PANDA, DHABALESWAR KUMAR

Degree: PH.D. Year: 1991

Corporate Source/Institution: UNIVERSITY OF SOUTHERN CALIFORNIA

(0208)

Chairman: KAI HWANG

Source: VOLUME 52/09-B OF DISSERTATION ABSTRACTS INTERNATIONAL.

PAGE 4838.

Vectorized memory access schemes have been used traditionally in multiprocessors to enhance computational efficiency. However, applications

requiring dense communication and data manipulation are unable to take advantage of these memory access schemes. In this thesis, we take a new

approach to vectorized shared- memory access with an objective of implementing processor- memory data movement, memory -to- memory data

manipulation, and processor-processor communication, all in vectorized manner.

This thesis has two major contributions. The first contribution lies

in developing a novel vectorized **memory** access scheme to blend with interleaved **memory** organization. During vector data transfer between processor and interleaved **memory** system, this scheme allows data elements

of a vector to be manipulated on-the-fly under **program** control. **Using** this scheme, we develop a new concept of atomic vector read- **modify** - write

cycle and demonstrate parallel data manipulation with minimal overhead from processors. With two-dimensional interleaved memory organization, we

demonstrate up to 75% savings in computational bandwidth in implementing

matrix shifts and rotations. This scheme demonstrates potential to achieve

concurrent computation and data manipulation.

The second contribution is in developing a new concept of memory -based vectorized interprocessor communication on multiprocessors with interleaved shared memories. We configure this shared-memory as a collection of vector mailboxes. With a suitable allocation of these mailboxes, we demonstrate that processors can exchange messages by vector

memory -write and memory -read accesses. Similar to vectorizing computational steps, this approach allows communication steps of a parallel

program to be vectorized. We present a communication vectorization scheme. This scheme vectorizes interprocessor communication steps of a distributed-memory multicomputer programs and implements them on a

shared- memory multiprocessor. Due to vector-oriented communication, such

program conversion leads to a significant reduction in communication complexity. Three multiprocessor configurations are evaluated in their capabilities to support this vectorization. Communication complexities in

these multiprocessors are compared with those of a hypercube system using

circuit-switched message passing. For applications requiring all-to-all type of dense message patterns, communication complexity reduces by a factor of two to four when a hypercube system is compared with a shared-

memory multiprocessor of the same size. (Copies available exclusively

from Micrographics Department, Doheny Library, USC, Los Angeles, CA 90089-0182.)

20/7/10 (Item 1 from file: 144) DIALOG(R) File 144: Pascal (c) 2007 INIST/CNRS. All rts. reserv. 17577490 PASCAL No.: 06-0165451 PCAM: A ternary CAM optimized for longest prefix matching tasks ICCD 2004 : IEEE International Conference on Computer Design : VLSI computers & processors : proceedings : 11-13 October, 2004, San Jose, AKHBARIZADEH Mohammad J; NOURANI Mehrdad; VIJAYASARATHI Deepak S; BALSARA Poras T Center for Integrated Circuits & Systems The University of Texas at Dallas, Richardson, TX 75083, United States IEEE computer society, United States; IEEE Circuits and systems society, United States; IEEE. Electron Devices Society, United States . IEEE International Conference on Computer Design, 22 (San Jose CA USA) 2004-10-11 2004 6-11 Publisher: IEEE Computer Society, Los Alamitos CA ISBN: 0-7695-2231-9 Availability: INIST-Y 38741; 354000138729580010 No. of Refs.: 15 ref. Document Type: C (Conference Proceedings) ; A (Analytic) Country of Publication: United States Language: English An optimized Ternary CAM concept is introduced for application in the longest prefix matching tasks of the Internet search engines. It employs w + 1 RAM bits for a word of size w. A conventional TCAM needs 2w RAM bits for the size . Based on this concept an 8 bit Prefix sameword -CAM cluster is designed out of 9 SRAM bits, four of which merge to 32-bit IPv4 prefix . A complete Prefix -CAM module employs 22% transistors than a conventional TCAM, for equal storage size and equal functionality . We confirm the 22% area saving by implementing the layouts for Prefix -CAM and TCAM words. Our design also reduces interconnect area by reducing address decode lines.

Copyright (c) 2006 INIST-CNRS. All rights reserved.

DIALOG(R) File 239: Mathsci (c) 2007 American Mathematical Society. All rts. reserv. 02831945 MR 98j#73001 The mechanics and thermodynamics of continuous media. Silhavy, Miroslav (Mathematical Institute, Czech Academy of Sciences (AVCR), 115 67 Prague, Czech Republic) Corporate Source Codes: CZ-AOS Publ: Springer-Verlag, Berlin, 1997, pp. xiv+504 pp. ISBN: 3-540-58378-5 Series: Texts and Monographs in Physics. Price: \$89.50. Summary Language: English Language: English Document Type: Book Journal Announcement: 9705 Subfile: MR (Mathematical Reviews) AMS Abstract Length: LONG (242 lines) FEATURED REVIEW. \par\noindent Both in depth and in its encyclopedic coverage, this treatise by Silhavy evokes memory of the justly famous Handbuch articles of C. A. Truesdell, III and R. Toupin [in Handbuch Physik, Bd. III/1, 226--793; appendix, pp. 794--858, Springer, Berlin, 1960; MR 22\#8778] and Truesdell and W. Noll [The non-linear field theories of mechanics, Springer, Berlin, 1965; MR 33\#2030]. Indeed it be regarded as an ambitious attempt on the part of the author to write sequel to the Handbuch articles, covering a large portion of the major developments in continuum thermostatics and thermomechanics in the three decades since Truesdell and Noll's account of their revival in the papers of Bernard D. Coleman and his coworkers. Commenting on the axioms of continuum physics, Truesdell and Noll, in their preface to The non-linear field theories [op. cit.], spoke about principle of irreversibility'', the ``true form'' of which ``is not yet known''. Search for the true form of this principle occupied the center stage in thermomechanics for the first half of the three decades since then. Miroslav Silhavy made his first impact as a researcher in thermomechanics by creating, concurrently with and independently of James. B. Serrin, what is now sometimes called the Serrin-Silhavy approach to thermodynamics. In the work of Coleman and his coworkers in the sixties, the entropy and the absolute temperature were taken as given a priori, and the Clausius-Duhem inequality (revived by Truesdell and Toupin [op. cit.]) postulated as the principle of irreversibility or the Second Law in continuum thermomechanics. Perhaps arising partly as attempts to allay criticisms from proponents of other approaches, there soon followed a

stream of foundational studies (the efforts of W. A. Day and of Coleman

Owen being good representatives) examining the general validity of the

20/7/11

(Item 1 from file: 239)

Clausius-Duhem inequality and investigating the existence and uniqueness of

entropy, or the lack thereof, for various material bodies.

These efforts set the stage for the work of Serrin and of Silhavy in the

late seventies and early eighties.

Following the pioneers of classical thermodynamics, Serrin and Silhavy

take the concepts of hotness, heat and work as primitives. As was intuitively clear to Carnot and was explicitly pointed out by Gibbs, `in

thermodynamic problems, heat received at one temperature is by no means the

equivalent of the same amount of heat received at another

temperature\$\ldots\,\$. This is a result of the general law, that heat can

only pass from a hotter to a colder body\$\ldots\,\$.'' In other words, we

should consider in thermodynamics not only the quantity but also the quality of heat as characterized by the hotness at which the heat is received or given out. If a body receives a quantity of heat over a range

of temperatures, just knowing the total amount received will not suffice

for us to carry out a full thermodynamic analysis; in addition, the quality

of the heat received must be specified by a detailed breakdown of the total

according to the temperatures of receipt.

It will be a problem for future historians of thermodynamics to explain

why a suitable mathematical expression to capture both the quantitative and

qualitative aspects of heat was not created until Serrin and Silhavy, around 1978, independently proposed their ``accumulation function' and

`heat distribution measure'', respectively, so that once and for all classical thermodynamics could be set on a firm mathematical foundation. A

general theory of thermodynamics was subsequently developed. I would call

this theory neoclassical thermodynamics, for it is best described as the

classical thermodynamics of Clausius and Kelvin put in the most general setting (plus a careful delineation of the required axioms and logical arguments). In neoclassical thermodynamics, the existence of the mechanical

equivalent of heat and that of an absolute temperature scale follow as general theorems. Furthermore, whenever the existence of a local entropy

function can be demonstrated for a classical continuous body, the Clausius-Duhem inequality will indeed be the ``true form'' of the principle

of irreversibility. For simple cases such as the thermoelastic solid and

the heat-conducting Navier-Stokes fluid, it has been explicitly shown that

the entropy does exist as a local state function .

The theory of neoclassical thermodynamics is presented in Part II of the

present treatise. It is a masterful account and is more comprehensive than

either the outline by Serrin [in New perspectives in thermodynamics, 3-32.

Springer, Berlin, 1986; see MR 87h:80002 \refcno848766\endrefcno] or the

elementary exposition by D. R. Owen [A first course in the mathematical foundations of thermodynamics, Springer, New York, 1984; MR 85m:80001], although these three presentations each carry distinguishing personal touches of their authors and none of them can be regarded as complete. In

particular, discussion of applications in Silhavy's book is mainly restricted to systems with perfect accessibility.

Occupying less than one-tenth of the page space notwithstanding, this

part puts an unmistakable imprint on the rest of the book. It affects the

overall organization and the selection of topics. First and foremost, the

Clausius-Duhem inequality is taken throughout as the principle of irreversibility. Secondly, the constitutive equations treated in this book

are restricted mainly to elastic materials with heat conduction and viscosity. Restricting attention to this special class of materials will

soften any objection to taking the Clausius-Duhem inequality as the Second

Law, for it is only the particular form of this law for the specific bodies

in question that is at issue. For elastic materials with heat conduction

and viscosity, most thermomechanical theories will have their principle of

irreversibility equivalent to the Clausius-Duhem inequality. On the other

hand, even within the Serrin-Silhavy approach itself, I am not aware of a

published proof that such bodies in the most general case do obey the accessibility axiom, although hardly anyone would doubt the validity of this assertion for them.

The present treatise is certainly not meant to be a survey of thermomechanical theories. As for other approaches in thermomechanics, apart from a brief mention of Muller's entropy inequality (p. 165), three

short sections (\$\S\S 12.2\$--12.4) in small print are devoted to linear irreversible thermodynamics, the dissipation potential, and relaxation models (extended linear irreversible thermodynamics), respectively, which

are all ``completely compatible with the Clausius-Duhem inequality''.

Silhavy's treatise is divided into five parts. Like the article of Truesdell and Noll, it begins with a chapter on tensor algebra and analysis. This chapter together with Chapter 8 on isotropic functions in

Part III gives a valuable compilation of formulae on tensor functions

many of which were discovered after the publication of Truesdell and Noll's

Handbuch article. In Part I (entitled `Balance equations''), besides the

standard fare, there are well-written sections on Bravais lattices ($\$\S1.5\$$), compatibility of deformations at the interface ($\$\S2.3\$$), rank-1

connections (\$\S2.4\$) and twins (\$\S2.5\$), which will help prepare the reader for later studies of phase transitions in crystals. There are also

appendices on piecewise smooth objects (\$\S2.6\$) and on the Gauss-Green theorem (\$\S3.9\$); a brief review of sets of finite perimeter and functions of bounded variation is given in the latter.

In Part II, ``Foundations'', there is also a chapter in which Silhavy

gives an exposition of his own work (1989) to derive Cauchy's equations of

motion from the balance of energy and the principle of material frame-indifference. In his approach mass is a derived concept, and the classical splitting of the total energy into the kinetic energy plus the

objective internal energy is a consequence, not a presumption.

Interestingly enough, it was also Serrin who, basing his ideas partly on

those of Silhavy, came up with a related approach to these concepts at about the same time.

Part III is devoted to the constitutive equations of elastic materials

with heat conduction and viscosity. Special cases include Navier-Stokes-Fourier fluids, Kelvin-Voigt solids, thermoelastic materials,

and ideal dissipationless materials. The restrictions placed on the response functions by frame-indifference, symmetry, and the Clausius-Duhem inequality are derived.

Part IV, which runs to about two hundred pages long, treats the . theory

of thermodynamic equilibrium. It is a celebration of the point of view championed by J. L. Ericksen since the late sixties, namely that thermodynamics as taught by Gibbs is not only the theory of heat, but also

a theory of equilibrium and stability, with the main tool the extremum principles and the calculus of variations. This part begins with chapters

describing different types of environments, the equilibrium states of a body in a given environment, and the extremum principles. Then various notions of convexity (including quasiconvexity, rank-1 convexity, and polyconvexity) are presented in two chapters entitled `Convexity' and `Constitutive inequalities'', respectively. There is a section (\$\S17.4\$)

on Maxwell's relation, in which the continuity of the normal component of

the Eshelby energy-momentum tensor across the static phase interface is established as the generalization of the equality of chemical potentials,

which has been known since the days of Gibbs as a condition of equilibrium

for the special case of fluids. After ``Constitutive inequalities'' follow

a chapter on the thermostatics of fluids, and one on the linearized approach to the equilibrium of solids, which includes classical linear elasticity and the linearized elasticity of stressed bodies. The final chapter of this part is devoted to direct methods in equilibrium theory. It

begins with a section which describes the main mathematical ingredients,

namely weak convergence, Young measures, and the lower semicontinuity of

integral functionals. The analysis of Ball (1977) and some further developments on solutions to extremum problems for rubber-like bodies, which have polyconvex stored energy functions, are presented. The final

section gives an exposition of the work of Chipot and Kinderlehrer (1988)

on Young measure minimizers and the equilibrium configurations of crystals.

Part V, entitled `Dynamics'', has its emphasis placed on moving singular surfaces, which include propagating phase boundaries and shock waves. Here the Clausius-Duhem inequality gives us the entropy admissibility criterion for jumps. This criterion, however, is not strong

enough to secure uniqueness of solutions for the initial-value problem. In

this part, extra conditions for evolving phase boundaries and various admissibility criteria for shocks are reviewed. Besides shock waves, various types of elastic waves (surface waves, acceleration waves, etc.)

are also discussed, and there is a chapter devoted to adiabatic fluid dynamics (shock waves, shock layers). The book ends with a chapter in which

the properties of a linearized system of equations for a viscous solid with

heat conduction are examined.

The treatment given to the topics covered is encyclopedic. It includes

accounts of much that is of secondary or even tertiary importance to the

main theme of the book. Those accounts are often given.in small print but

are supported by a full bibliography.

While this treatise is impressive in its scope of coverage, it does have

major omissions. Particularly notable among these are the gradient theory

of phase transformations and M. E. Gurtin's theory of configurational forces and phase interfaces with structure (i.e., phase boundaries that are

stressed and carry energy and entropy). Both of these topics are compatible

with the general theme of this book; in fact, they are mentioned briefly in

small print, and the main references are listed in the bibliography. On the

other hand, exclusion of these topics from detailed discussion is also

understandable. All the topics treated in the present book fit together nicely within a relatively simple framework: the balance equations and the

form of the Clausius-Duhem inequality are classical; the existence of internal energy and entropy as local state functions is not in doubt for

the special classes of materials in question. In this sense the aforementioned omitted topics are outcasts; besides foundational issues on

the existence and uniqueness of internal energy and entropy as local state

functions , which remain to be clarified as the author should
reexamine

these issues from the standpoint of the Serrin-Silhavy approach, these theories will also require significant modification of the structure of

the balance equations.

Most chapters of this treatise carry a bibliographical note, in which

the author comments on the literature and provides information on the history of and other approaches to the subject. I find these bibliographical notes informative and helpful.

This book has an excellent bibliography, comprising twenty-two pages.

The subject index, however, can be improved substantially. Since the whole

treatise is roughly the same size as Truesdell and Noll's book [op. cit.], which has a subject index about three times as long, this shortcoming sometimes renders it difficult to locate quickly items of secondary or tertiary importance.

This treatise is clearly not directed to beginners but to scholars, specialists, and researchers who are already active in continuum thermomechanics, and to advanced students who desire to begin research on

the subject. Its encyclopedic coverage, exhaustive bibliography, and helpful bibliographical notes make it a valuable book of reference. Supplemented by the original papers, this book can also serve as the basic

reference or roadmap for several topic courses or seminars for advanced graduate students. I used it profitably in a seminar in which students learnt about various notions of convexity, Young measures, and the equilibrium theory of crystals and rubber-like bodies.

I strongly recommend this book to research libraries and to all practitioners of continuum thermomechanics.

Reviewer: Man, Chi-Sing (1-KY) Review Type: Featured review

```
22/7/1
          (Item 1 from file: 2)
DIALOG(R) File
               2:INSPEC
(c) 2007 Institution of Electrical Engineers. All rts. reserv.
          INSPEC Abstract Number: C9711-5220P-028
  Title: Conflict-free access to templates of trees and
hypercubes in
parallel memory systems
 Author(s): Das, S.K.; Pinotti, M.C.
 Author Affiliation: Dept. of Comput. Sci., North Texas Univ., Denton,
TX,
USA
  Conference Title: Computing and Combinatorics. Third Annual
International
Conference COCOON '97 Proceedings
                                    p.1-10
  Editor(s): Jiang, T.; Lee, D.T.
  Publisher: Springer-Verlag, Berlin, Germany
  Publication Date: 1997 Country of Publication: Germany
pp.
  ISBN: 3 540 63357 X
                         Material Identity Number: XX97-01897
  Conference Title: Proceedings of Third Annual International Computing
and
Combinatorics Conference
  Conference Date: 20-22 Aug. 1997 Conference Location: Shanghai,
China
                      Document Type: Conference Paper (PA)
 Language: English
  Treatment: Practical (P)
  Abstract: We deal with the problem of mapping data structures,
called
hosts, into as few distinct memory modules as possible to guarantee
sets of distinct host nodes, called templates, can be accessed in
parallel
              memory conflicts. An efficient solution to this
and without
important
problem leads to a higher memory
                                        bandwidth and a better
performance of a multiprocessor system. Considering a binomial tree as
the
host, we devise for the first time a recursive mapping of its nodes
allows conflict-free access to any binomial subtree. Since the
overlappings
among various template instances intricate the problem, thus requiring
more
          modules than the template size, we define what are called
memory
the
          templates
                      (sub-trees)
                                    for which the conflict-freeness
oriented
guaranteed using the number of memory modules equal to the
template
          We also investigate the conflict-free access to d-
dimensional
subcubes of n-dimensional hypercubes. In this context, hypercubes
model
sets of items indexed with n-digit (binary or non-binary) in which
```

parallel

accesses will be made to sets of items differing in an arbitrary collection

of d-digit positions. With the help of the coding theory, we propose a

novel approach to solve the subcube access problem. Codes with minimum

distance d>or=2 play a crucial role in our applications. In fact, we prove

that any occurrence of a subcube Q/sub s/ contained in/implied by Q/sub n/,

for 0<or=s<or=d-1, can be accessed without conflicts using [2/sup n//M]

memory modules, by associating an n-dimensional hypercube, Q/sub n/,
with

a linear code G of length n, size M and minimum distance d. Associating

the hypercube nodes with maximum distance separable (MDS) codes, our

problem is solved optimally both in terms of the number of memory modules

required and the amount of load per module. These codes can be easily

modified (without node relocation) when the size of the host or
the

number of available memory modules change. (9 Refs)

Subfile: C

Copyright 1997, IEE

```
22/7/2
           (Item 1 from file: 144)
DIALOG(R) File 144: Pascal
(c) 2007 INIST/CNRS. All rts. reserv.
  13237785
            PASCAL No.: 97-0507157
  Conflict-free access to templates of trees and hypercubes in parallel
memory. systems
  COCOON '97: computing and combinatorics: Shanghai, August 20-22,
1997
  DAS S K; PINOTTI M C
  TAO JIANG, ed; LEE DT, ed
  Dept of Computer Sciences, Univ of North texas, Denton, TX 76203,
United
States; IEI, Consiglio Nazionale delle Ricerche, Via S. Maria 46, 56126
  Annual international computing and combinatorics conference, 3
(Shanghai
CHN) 1997-08-20
  Journal: Lecture notes in computer science, 1997, 1276 1-10
  ISBN: 3-540-63357-X ISSN: 0302-9743 Availability: INIST-16343;
354000061707580010
  No. of Refs.: 9 ref.
  Document Type: P (Serial); C (Conference Proceedings); A (Analytic)
  Country of Publication: Germany; United States
  Language: English
  In this paper, we deal with the problem of mapping data
structures,
called hosts, into as few distinct memory
                                                 modules as
possible to
guarantee that sets of distinct host nodes, called templates,
accessed in parallel and without memory conflicts. An efficient
solution
to this important problem leads to a higher memory bandwidth and a
overall performance of a multiprocessor system. Considering a binomial
as the host, we devise for the first time a recursive mapping of its
nodes
which allows conflict-free access to any binomial subtree. Since
the
overlappings among various template instances intricate the problem,
requiring more memory modules than the template size, we define what
called the oriented templates (subtrees) for which the conflict-
freeness is
quaranteed using the number of memory modules equal to the
template
        . We also investigate the conflict-free access to d-
dimensional
subcubes of n-dimensional hypercubes. In this context, hypercubes
model
sets of items indexed with n-digit (binary or non-binary) in which
parallel
```

accesses will be made to sets of items differing in an arbitrary

collection

of d-digit positions. With the help of the coding theory, we propose a

novel approach to solve the subcube access problem. Codes with minimum

distance d > 2 play a crucial role in our applications. In fact, we prove

be accessed without conflicts using (2 SUP n / M) memory modules, by

associating an n-dimensional hypercube, Q SUB n , with a linear code C of

length n, size M and minimum distance d. Associating the hypercube nodes

with maximum distance separable (MDS) codes, our problem is solved

optimally both in terms of the number of memory modules required and the

amount of load per module. These codes can be easily modified (without

node relocation) when the **size** of the host or the number of available

memory modules change.

Copyright (c) 1997 INIST-CNRS. All rights reserved.

Set Items Description Ş1 2732464 COMMAND? ? OR INSTRUCTION? ? OR PROGRAM? OR PROGRAMME? ? OR CODE? OR CODING? OR FUNCTION? S1(5N) (MERG??? OR FUSE? ? OR FUSING OR UNIFY? OR 302805 UNIFIE? ? OR UNITE? OR SYNTHESI? OR COMBIN? OR INTEGRAT? OR INCLU? OR I-NCORPORAT?) 503030 ENTEN? OR PREDICAT? OR PREFIX? OR PRE()(FIX???) OR S3 SUFFIX? OR MMX OR MODIF? S4 21991 S2 AND S3 S5 3321 S4(5N)(STORE? ? OR STORING OR SAVE? ? OR ACCUMULAT? OR KEE-P??? OR WRIT??? OR UPDAT?) S6 1405157 BUFFER? OR MEMOR? OR CACHE? OR CACHING?? OR QUEUE? S7 74586 S6(3N)(SPECIF? OR INDICAT? OR DESIR? OR REQUIR? OR NECESS? OR CERTAIN? OR ACCEPT?) 160990 (WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS))(5N)(EQUAL? -OR AT() LEAST OR COMPARABL? OR IDENTICAL? OR EQUIVALEN? OR SAME OR SIMILAR) 14841 (WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR S9 BITS))(5N)(MATCH? -OR AGREE? OR ALIKE OR AKIN OR CONGRUEN? OR COMMON? OR INCOMMO-N? 29083 S1(5N) (WIDTH? OR SIZE? ? OR NUMBER(2N) (BIT OR BITS)) S10 5723 S3(5N)(WIDTH? OR SIZE? ? OR NUMBER(2N)(BIT OR BITS)) S11 S12 S5 AND S6:S7 AND S8:S9 AND S10 AND S11 File 350:Derwent WPIX 1963-2007/UD=200761 (c) 2007 The Thomson Corporation

File 347: JAPIO Dec 1976-2007/Jun (Updated 070926)

(c) 2007 JPO & JAPIO

12/69,K/1 (Item 1 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0015575040 - Drawing available WPI ACC NO: 2006-139202/200615 XRPX Acc No: N2006-120229

Method for accessing indirect memory in flash memory card involves, using native application program interface to mask memory access,

fields as indirect memory elements or Java arrays as indirect memory elements

Patent Assignee: TEXAS INSTR FRANCE (TEXI); TEXAS INSTR INC (TEXI) Inventor: BADL E; CABILLIC G; CHAUVEL G; D'INVERNO D; DINVERNO D; KUUSELA M

; LASSERRE S; LESOT J; MAJOUL S; MEQUIN J; PELTIER M Patent Family (40 patents, 112 countries)

Patent Application									
	mber	Kind	Date		mber	Kind	Date	Update	
EP	1622009	A1	20060201		2004291918	A	20040727	200615	В
·US	20060023517	A1	20060202	US	2005186062	A	20050721	200615	E
US	20060025986	A1	20060202	US	2005188310	A	20050725	200615	Ē
US	20060026126	Al	20060202	US	2005189245	A	20050726	200615	E
US	20060026183	A1	20060202	US	2005186063	A	20050721	200615	E
US	20060026200	A1	20060202	US	2005187199	A	20050722	200615	E
US	20060026201	A1	20060202	US	2005188550	A	20050725	200615	E
US	20060026312	A1	20060202	US	2005188667	A	20050725	200615	E
US	20060026322	A1	20060202	US	2005188923	А	20050725	200615	E
US	20060026353	A1	20060202	US	2005188491	А	20050725	200615	E
US	20060026354	A1	20060202	US	2005188668	А	20050725	200615	E
US	20060026357	A1	20060202	US	2005188411	А	20050725	200615	E
US	20060026370	A1	20060202	US	2005186271	А	20050721	200615	E
US	20060026390	A1	20060202	US	2005186315	А	20050721	200615	E
US	20060026391	A1	20060202	US	2005188827	А	20050725	200615	E
US	20060026392	A1	20060202	US	2005135796	A	20050524	200615	E
US	20060026393	A1	20060202	US	2005186239	А	20050721	200615	E
US	20060026394	A1	20060202	US	2005186330	A	20050721	200615	Ε
US	20060026395	Al	20060202	US	2005116522	. A	20050428	200615	E
US	20060026396	A1	20060202	US	2005116893	· А	20050428	200615	E
US	20060026397	A1	20060202	US	2005116897	А	20050428	200615	E
US	20060026398	A1	20060202	US	2005116918	A	20050428	200615	E
US	20060026400	Al	20060202	US	2005188311	А	20050725	200615	E
US	20060026401	A1	20060202	US	2005188336	A	20050725	200615	E
US	20060026402	A1	20060202	US	2005188503	A	20050725	200615	E
US	20060026403	A1	20060202	US	2005188592	A	20050725	200615	E
US	20060026404	Al	20060202	US	2005188502	А	20050725	200615	Ε
US	20060026405	Al	20060202	US		A	20050725	200615	E
US	20060026407	Al	20060202		2005188309	A	20050725	200615	E
US	20060026412	A1	20060202		2005186036	A	20050721	200615	E
US	20060026563	A1	20060202	US		A	20050725	200615	E
US	20060026564	A1	20060202	US	2005188670	A	20050725	200615	E
US	20060026565	A1	20060202	US		A	20050726	200615	E
US	20060026566	A1	20060202		2005189637	A	20050726	200615	Ε
US	20060026571	A1	20060202	US	2005189367	A	20050726	200615	E
US	20060026574	A1	20060202	US	2005189211	A	20050726	200615	E
US	20060026575	A1	200,60202		2005189410	A	20050726	200615	E
US	20060026580	A1	20060202	US	2005189411	A	20050726	200615	E

WO 2006127856 A2 20061130 WO 2006US20162 A 20060524 200680

NCE

US 7260682 B2 20070821 US 2005188668 A 20050725 200755

NCE

Priority Applications (no., kind, date): EP 2004291918 A 20040727; US 2005135796 A 20050524; US 2005188668 A 20050725; WO 2006US20162 A

20060524

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 1622009 A1 EN 91 85

Regional Designated States, Original: AL AT BE BG CH CY CZ DE DK EE ES FI

FR GB GR HR HU IE IT LI LT LU LV MC MK NL PL PT RO SE SI SK TR WO 2006127856 A2 EN

National Designated States, Original: AE AG AL AM AT AU AZ BA BB BG BR

BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR

HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG

MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL

SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

Regional Designated States, Original: AT BE BG BW CH CY CZ DE DK EA EE ES

FI FR GB GH GM GR HU IE IS IT KE LS LT LU LV MC MW MZ NA NL OA PL PT RO

SD SE SI SK SL SZ TR TZ UG ZM ZW

Alerting Abstract EP A1

NOVELTY - The method involves using native application program interface

(API) to mask the code sequences for memory access, Java fields as indirect memory elements or Java arrays to provide an abstraction of memory for contiguous set of memory elements.

USE - For accessing indirect memory in input/output device, flash memory card, non-addressable memory banks, etc., using Java language.

ADVANTAGE - Increases response time of the application and decreases energy consumption of the platform, while providing a simple technique to

manage very specific in high level way.

DESCRIPTION OF DRAWINGS - The figure illustrates the process for accessing indirect memory .

Title Terms/Index Terms/Additional Words: METHOD; ACCESS; INDIRECT;
MEMORY

; FLASH; CARD; NATIVE; APPLY; PROGRAM; INTERFACE; MASK; FIELD; ELEMENT;

Class Codes

ARRAY

International Classification (+ Attributes)
IPC + Level Value Position Status Version

```
G06F-0012/00 A I F
                       B 20060101
 G06F-0013/24 A I F
                       B 20060101
 G06F-0013/28 A I F
                      B 20060101
 G06F-0017/00 A I F
                       B 20060101
 G06F-0017/30 A I F
                       B 20060101
 G06F-0007/00 A I F
                       B 20060101
 G06F-0009/00 A I F
                       B 20060101
 G06F-0009/30 A I F
                       B 20060101
 G06F-0009/34 A I F
                       B 20060101
 G06F-0009/40 A I L B 20060101
 G06F-0009/44 A I F
                      B 20060101
 G06F-0009/45 A I F
                       B 20060101
 G06F-0009/455 A I F B 20060101
 G11C-0007/10 A I F B 20060101
 G06F-0013/00 A N L B 20060101
 G06F-0012/00 C I L B 20060101
 G06F-0013/20 C I F B 20060101
 G06F-0017/00 C I L B 20060101
 G06F-0017/30 C I L B 20060101
 G06F-0007/00 C I L B 20060101
 G06F-0009/00 C I L B 20060101
 G06F-0009/30 C I L B 20060101
 G06F-0009/34 C I F B 20060101
 G06F-0009/40 C I L B 20060101
 G06F-0009/44 C I L B 20060101
 G06F-0009/45 C I L B 20060101
 G06F-0009/455 C I L B 20060101
 G11C-0007/10 C I L B 20060101
 G06F-0012/00 C I
                       B 20060101
 G06F-0013/00 C N
                       B 20060101
US Classification, Issued: 365189050, 703026000, 707002000, 707100000,
  707103R00, 707103Y00, 710023000, 712228000, 710260000, 711118000,
  711170000, 711133000, 711118000, 711170000, 711132000, 711154000,
  712200000, 712209000, 712210000, 712210000, 712221000, 712221000,
  712223000, 712223000, 712224000, 712224000, 712226000, 712221000,
  712226000, 712226000, 712226000, 712227000, 712227000, 712228000,
  712242000, 712242000, 717118000, 717118000, 717118000, 717147000,
  717118000, 717147000, 717133000, 712227000, 717157000, 717140000,
  717146000, 717140000, 717151000, 717151000
File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-F03A; T01-H01B3A; T01-H05B2; T01-J20A;
  T01-J20B1
Method for accessing indirect memory in flash memory card involves,
```

Method for accessing indirect memory in flash memory card involves, using native application program interface to mask memory access, Java

fields as indirect memory elements or Java arrays as indirect memory elements

Original Titles:

- ... Emulating a direct memory access controller...
- ... Memory usable in cache mode or scratch pad mode to reduce the frequency of memory accesses...

- ... Cache memory usable as scratch pad storage...
- ...Context save and restore with a stack-based memory structure...
- ...Method and system for accessing indirect memories

. . .

- ... Memory access instruction with optional error check...
- ... Automatic operand load, modify and store

. .

- ...Removing local RAM size limitations when executing software code
- ... Method and system for managing virtual memory

Alerting Abstract ... The method involves using native application program

interface (API) to mask the code sequences for **memory** access, Java fields

as indirect memory elements or Java arrays to provide an abstraction of

memory for contiguous set of memory elements.USE - For accessing
indirect memory in input/output device, flash memory card,
non-addressable memory banks, etc., using Java language...

...DESCRIPTION OF DRAWINGS - The figure illustrates the process for accessing indirect memory .

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...Methods, computer-readable media, and systems for dynamic address translation between a source memory space and a target memory space are

provided. In some illustrative embodiments, a method is provided for copying data from a source memory space to a target memory space. The

method includes extracting a plurality of source data units, each of size s

bits, from the source memory space and translating the plurality of source data units into a plurality of target data units. A target data unit

is an addressable unit of the target memory space and each target data

unit is of size t bits. The method further includes...

...into a plurality of contiguous transfer units, each of size b bits, in

the target memory space...An electronic device comprising a first processor adapted to process software instructions from a memory, and

second processor coupled to the first processor. The second processor is

adapted to interrupt the first processor and to use the first processor as

a direct memory access (DMA) controller. The second processor uses the

first processor as a DMA controller by...

...instructions which, when executed, causes the first processor to load a

datum directly from a memory location and to transfer the datum to a different memory location...

...A processor adapted to couple to external memory . The processor comprises a controller and data storage (e.g., cache memory). The data

storage is configurable to operate in either a cache policy mode in which

a miss results in an access of the external memory or in a scratch pad

policy mode in which a miss does not result in an access of the external

memory . The data storage comprises a first portion and a second
portion,

and only one of...

...A processor adapted to couple to external memory . The processor comprises a controller and data storage. The data storage is usable to store local variables and temporary data and is configurable to operate in

either a cache policy mode in which a miss results in an access of the

external memory or in a scratch pad policy mode in which a miss does not

result in an access of the external **memory** . The data storage comprises

first and second portions, and wherein only one of said portions...
...A multi-threaded processor adapted to couple to external memory
comprises a controller and data storage operated by the controller. The
data storage comprises a...

...second thread, only one of the first or second portions is cleaned to

the external memory if one of the first or second portions does not contain valid data...

...Systems, methods, and storage media for accessing indirect memory in

Java applications are provided. In some embodiments, a storage medium.

provided that comprises Java application software that performs one or more

operations on an indirect memory of a device. The software comprises instructions that create an instance of a Java class representing the indirect memory, and instructions that access a memory element of the

indirect memory using an element unique identifier ("euid") of the memory element. Other embodiments provide a method for accessing memory

elements of a device that comprises creating an instance of a Java class

representing the memory elements, and accessing a memory element of the

memory elements using an element unique identifier ("euid") of the memory element, wherein the memory elements are not mapped into the data

memory space of the processor...

... A method and system of informing a micro-sequence of operand width

At least some of the illustrative embodiments may be a method comprising

fetching a first opcode, asserting a flag if the first opcode modifies an

operand width of a subsequent opcode, fetching a second opcode, triggering a micro-sequence based on the...

...to values in a second stack external to the core. The system also comprises a memory coupled to the processor. In an iterative process, the

processor pops a data value off of the first stack and begins to store the

data value to the memory while the processor begins to use an existing

data value from the first stack to...the predetermined value, the load instruction causes the processor to cause a data value from memory to be

loaded into a destination register...

...in the data structure, the decode logic obtains the operand from the first storage unit, modifies the operand, and stores the operand to the

second storage unit for use by the group of instructions...

...A processor comprising fetch logic adapted to fetch instructions from

memory and decode logic coupled to the fetch logic and adapted to decode

the fetched instructions...A processor comprising fetch logic adapted to

fetch a set of instructions from memory, the set comprising a subset
of

instructions. The processor further comprises decode logic coupled to...

...including an individual instruction and a first group of instructions.

The device further comprises a memory externally coupled to the processor, as well as a second group of instructions. When executed...

...Methods, computer-readable media, and systems for virtual memory management in Java(TM) are provided. In some illustrative embodiments, a

computer-readable medium storing a Java program that, when executed by a

processor, performs a method for virtual memory management is provided.

The method includes creating a Java representation of a page table, wherein

. . .

...storing a Java program that, when executed by a processor, performs a

method for virtual memory management that includes creating a Java representation of a segment descriptor, changing a field of...Some illustrative embodiments are a processor comprising fetch logic that retrieves an instruction from a memory, the instruction being part of a

program, and decode logic coupled to the fetch logic...

...methods and apparatus that fetch a first opcode, assert a flag if the

first opcode modifies an operand width of a subsequent opcode, fetch a

second opcode, trigger a micro-sequence based on the...

- ...What is claimed is:1. A method for copying data from a source memory space to a target memory space, the method comprising:extracting
- a plurality of source data units from the source memory space, wherein

each source data unit is of size s bits; translating the plurality of...

...target data units, wherein a target data unit is an addressable unit of

the target memory space and each target data unit is of size t bits; andcopying the plurality of target data units into a plurality of contiguous transfer units in the target memory space, wherein each transfer unit is of size b bits electronic device, comprising: a first processor adapted to process software instructions from a memory; anda

second processor coupled to the first processor, said second processor adapted to interrupt the first processor and to use the first processor as

a direct memory access (DMA) controller; wherein the second processor uses

the first processor as a DMA controller...

 \dots instructions which, when executed, causes the first processor to load a $\dot{}$

datum directly from a memory location and to transfer the datum to a different memory location...

...What is claimed is:1. A processor adapted to couple to external

memory , comprising:a controller;data storage operated by said controller,

said data storage configurable to operate in either a cache policy mode

in which a miss results in an access of the external memory or in a scratch pad policy mode in which a miss does not result in an access of the

external memory ;wherein said data storage comprises a first portion
and a

second portion, and wherein only...

...What is claimed is:1. A processor adapted to couple to external

memory , comprising:a controller;data storage operated by said controller,

said data storage usable to store local variables and temporary data and

said data storage configurable to operate in either a cache policy

in which a miss results in an access of the external memory or in a scratch pad policy mode in which a miss does not result in an access of the

external memory; wherein said data storage comprises a first portion and a

second portion, and wherein only...

...What is claimed is:1. A multi-threaded processor adapted to couple to external memory , comprising:a controller;data storage operated

by said controller, said data storage comprises a first...

...second thread, only one of said first or second portions is cleaned to

the external memory if one of said first or second portions does not contain valid data...storage medium comprising Java application software

that performs one or more operations on an indirect **memory** of a device,

said software comprising:instructions that create an instance of a Java class representing the indirect memory; and instructions that access a memory element of the indirect memory using an element unique identifier

("euid") of the memory element...

...1. A method comprising:fetching a first opcode;asserting a flag

if the first opcode modifies an operand width of a subsequent opcode; fetching a second opcode, and triggering a micro-sequence based on

. . .

...first stack corresponding to values in a second stack external to said

core; anda memory coupled to the processor; wherein, in an iterative process, the processor pops a data value off of the first stack and begins

to store the data value to said memory while the processor begins to use

an existing data value from the first stack to ...plurality of registers

coupled to the ALU; wherein, based on a control bit in a memory access instruction, said processor executes said instruction by causing contents

of a source register to...

...value, said instruction causes said processor to cause a data value

to

be moved between memory and a data register, said predetermined value being used to calculate a valid memory address from which to load the data value...

...in the data structure, the decode logic obtains the operand from the first storage unit, modifies the operand, and stores the operand to the

second storage unit for use by said group of instructions...

...1. A processor, comprising:fetch logic adapted to fetch instructions from memory; anddecode logic coupled to said fetch logic and

adapted to decode said fetched instructions; wherein, if a bit... is:1. A processor, comprising:a fetch logic that retrieves a first

instruction from a memory ; a decode logic coupled to the fetch logic; anda

data structure at least partially within the memory; wherein the decode

logic decodes the first instruction and triggers execution of a first micro

. . .

...1. A processor, comprising: fetch logic adapted to fetch a set of instructions from memory said set comprising a subset of

instructions from memory , said set comprising a subset of instructions; decode logic coupled to the fetch logic and ...

...comprising:a processor including an individual instruction and a first

group of instructions; and memory externally coupled to the processor

and comprising a second group of instructions; wherein, when executed...

...storing a Java program that, when executed by a processor, performs a

method for virtual memory management comprising:creating a Java representation of a page table, wherein each entry of the Java representation comp...is claimed is:1. A processor, comprising:fetch

logic that retrieves an instruction from a memory , the instruction being

part of a program; anddecode logic coupled to the fetch logic...

12/69,K/2 (Item 2 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0014662331 - Drawing available WPI ACC NO: 2005-009912/200501 Related WPI Acc No: 2007-480868

XRPX Acc No: N2005-007778

Non-volatile memory device e.g. programmable ROM, for computer system,

has control unit to modify information indicating size of boot code

section upon receiving preset sequence of bus cycles to vary boot code section size

Patent Assignee: ADVANCED MICRO DEVICES INC (ADMI)

Inventor: WISOR M T

Patent Family (1 patents, 1 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 6823435
 B1 20041123
 US 1997974971
 A 19971120
 200501
 B

Priority Applications (no., kind, date): US 1997974971 A 19971120

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 6823435 B1 EN 8 4

Alerting Abstract US B1

NOVELTY - The device has a memory array (28) with a boot code section

(36) that stores boot code. A storage unit stores information indicating

size of the boot code section. A control unit (30) controls the
storage

and retrieval of data within and from the array, respectively. The unit (30) modifies the information indicating the size of the code section

upon receiving a preset sequence of bus cycles to vary the code
section

size .

DESCRIPTION - An INDEPENDENT CLAIM is also included for a computer system

with a non-volatile memory unit.

USE - Used for a computer system (claimed).

ADVANTAGE - The control unit modifies the information indicating the

size of the boot code section upon receiving a preset sequence of
bus

cycles to vary the boot code section, thus enabling the usage of unused portion of the boot section to be utilized by system software for data storage and retrieval.

DESCRIPTION OF DRAWINGS - The drawing shows a block diagram of a flash

memory unit.

- 20 Memory bus
- 28 Memory array
- 30 Control unit
- 32 Logic unit

36 Boot code section

Title Terms/Index Terms/Additional Words: NON; VOLATILE; MEMORY;
DEVICE;

PROGRAM; ROM; COMPUTER; SYSTEM; CONTROL; UNIT; MODIFIED; INFORMATION; INDICATE; SIZE; BOOT; CODE; SECTION; RECEIVE; PRESET; SEQUENCE; BUS; CYCLE; VARY

Class Codes

International Classification (+ Attributes)
IPC + Level Value Position Status Version

G06F-0012/00 A I R 20060101

G06F-0012/00 C I R 20060101

US Classification, Issued: 711103000, 712037000, 713002000, 711170000

File Segment: EPI;

DWPI Class: T01

Manual Codes (EPI/S-X): T01-F01B; T01-F05B2

Non-volatile memory device e.g. programmable ROM, for computer system,

has control unit to modify information indicating size of boot code

section upon receiving preset sequence of bus cycles to vary boot code section size

Original Titles:

Non-volatile memory system having a programmably selectable boot code

section size

Alerting Abstract ... NOVELTY - The device has a memory array (28)

a boot code section (36) that stores boot code. A storage unit stores information indicating size of the boot code section. A control unit

(30) controls the storage and retrieval of data within and from the array,

respectively. The unit (30) modifies the information indicating the size

of the **code** section upon receiving a preset sequence of bus cycles to

vary the code section size . DESCRIPTION - An INDEPENDENT CLAIM is also

included for a computer system with a non-volatile memory unit...

...ADVANTAGE - The control unit modifies the information indicating the

size of the boot code section upon receiving a preset sequence of
bus

cycles to vary the boot code section...

...DESCRIPTION OF DRAWINGS - The drawing shows a block diagram of a flash memory unit...

...20 Memory bus...

...28 Memory array...

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

A non-volatile memory system is presented having a boot code section,

wherein the **size** of the boot **code** section may be programmably selected.

One embodiment of the non-volatile memory system includes a memory array, a logic unit, a control unit, and a program store. The memory

array includes multiple non-volatile memory cells (e.g., flash EEPROM ·

cells). The memory array is divided into memory blocks of equal size

. A number of the memory blocks are allocated for boot code storage, forming a boot code section of the memory array. The control unit controls storage of data within and retrieval of data from the memory array. The control unit includes a configuration register having a boot code section size field. The contents of the boot code section size

field determine the number of **memory** blocks making up the boot code section. The logic unit is coupled between the control unit and the **memory**

array, and receives address, data, and control signals from an external

source. The logic unit provides the address, data, and control signals to

the control unit and to the memory array. The program store stores instructions and data which determine the functionality of the control unit. Commands and configuration data are conveyed to the non-volatile memory system using predetermined sequences of bus write cycles. One embodiment of a computer system includes a central processing unit (CPII)

and expansion bus, a memory bus, chip set logic, and the non-volatile memory system.

Claims:

What is claimed is: 1. The non-volatile memory device comprising:

memory array comprising a plurality of memory blocks, wherein a boot code section of the memory array is configured to store boot code; a storage unit, wherein a portion of the storage unit is configured to store

information indicating a size of the boot code section; and a control

unit configured to control storage of data within and retrieval of data from the memory array, wherein the control unit is further configured to

vary the size of the boot code section by modifying the information

indicating the size of the boot code section, wherein the control unit

is further configured to modify the information in response to...

12/69,K/3 (Item 3 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0012340921 - Drawing available

WPI ACC NO: 2002-283110/200233

XRPX Acc No: N2002-221177

Calibration method for correcting synchronization errors in impulse widths

in a device for testing an integrated circuit ensures that impulse widths

do not adversely affect test measurements leading to false rejects Patent Assignee: SCHLUMBERGER TECHNOLOGIES INC (SLMB)

Inventor: HELLAND J C

Patent Family (6 patents, 6 countries)

Patent			Application							
Number		Kind	Date	Number	Kind	Date	Update			
FR	2808333	A1	20011102	FR 20013388	A	20010313	200233	В		
DE	10112311	A1	20020117	DE 10112311	A	20010314	200233	E		
JP	2001305197	Α .	20011031	JP 200167243	A	20010309	200233	Ε		
KR	2001092312	A	20011024	KR 200113100	A	20010314	200233	E		
US	6496953	B1.	20021217	US 2000526407	A	20000315	200307	E		
TW	508446	А	20021101	TW 2001105048	A	20010409	200352	E		

Priority Applications (no., kind, date): US 2000526407 A 20000315

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing	Notes
FR 2808333	A1	FR	33	6		
JP 2001305197	A	JA	19			
TW 508446	A	ZH				

Alerting Abstract FR Al

NOVELTY - Method has the following steps: recording in memory, associated with a selected terminal of the device under test, of synchronization event data relating to the DUT, supply of function data (72) relating to the test, determining if the data cause a transition state

in the DUT, with the state causing an impulse, adjustment of the synchronization event data so that the synchronization events are matched

to the impulse width and generation of a test signal to apply to the DUT

including the synchronization event adjusted for impulse width.

DESCRIPTION - The invention also relates to a calibration device for sending signals to a DUT for correcting synchronization errors in impulse

widths.

USE - Device for ensuring that impulse widths sent from automatic test

equipment to an integrated circuit (DUT) are correct and do not cause an

erroneous error signal.

ADVANTAGE - In high performance automatic test devices for testing integrated circuits output signals can be adversely affected if impulse

widths of test signals applied to the DUT are not correct. The invention

provides a method for ensuring that impulse widths of signals used during

device testing are correct.

DESCRIPTION OF DRAWINGS - (Drawing includes non-English language text).

Figure shows a block diagram of the invention.

118DUT

70register assembly

72 function data source

74decoder

102event sequence register.

Title Terms/Index Terms/Additional Words: CALIBRATE; METHOD; CORRECT;
SYNCHRONISATION; ERROR; IMPULSE; WIDTH; DEVICE; TEST; INTEGRATE;
CIRCUIT;

ENSURE; ADVERSE; AFFECT; MEASURE; LEADING; FALSE; REJECT

Class Codes

International Classification (Main): G01R-031/3183, G06F-011/00
 (Additional/Secondary): G01R-031/28, G01R-035/00, G11C-029/00
US Classification, Issued: 714744000, 714731000

File Segment: EPI;

DWPI Class: S01; U11; U22

Manual Codes (EPI/S-X): S01-G01A1; S01-G01A5; U11-F01C3; U22-H

...NOVELTY - Method has the following steps: recording in **memory**, associated with a selected terminal of the device under test, of synchronization event data relating...

...causing an impulse, adjustment of the synchronization event data so that

the synchronization events are matched to the impulse width and generation of a test signal to apply to the DUT including the synchronization event...

Original Publication Data by Authority

Original Abstracts:

...error during testing of an integrated circuit are described. The method

includes storing in a memory , associated with a selected terminal of an

integrated circuit, event timing data pertaining to testing of the integrated circuit. Functional data is provided, pertaining to...

...then applied to the selected terminal of the integrated circuit, the test signal including pulse width adjusted event timing.A test

first loads scrambler and sequencer memories with a code representing

event timing data and event type data for a number of events that are to

occur during a test vector, as specified by the user. According to one

embodiment, to implement single value pulse width calibration, additional

coding is provided that reflects variations on event timing values compensating for pulse width timing error. Circuitry external to the

local event sequencer of the tester analyzes the **stream** of functional

data describing event polarity during every test cycle, and determines if a

given bit of...

...pulse. The results of this analysis become part of the data stored in

the scrambler memory . These data act as a pointer to select the address

in the sequencer memory that contains the correct pulse width , adjusted

event timing data. According to another embodiment which implements general pulse width calibration, the event sequencer is modified to

include pulse width calculation circuitry, which stores event time and

event type data for the most recent events and calculates the pulse width of the present event by subtracting the nominal time value...

Claims:

...timing errors for testing an integrated circuit, comprising the acts of:(a) storing in a memory , associated with a selected terminal of said

integrated circuit, event timing data pertaining to testing of said integrated circuit; (b) providing functional data pertaining to said

testing; (c) determining if said functional data causes a state transition

in said integrated...

...state transition creating a pulse; (d) adjusting said event timing data.

thereby to produce pulse width adjusted event timing; and(e) generating

a test signal to be applied to said selected terminal, said test...

12/69,K/4 (Item 4 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0009524387 - Drawing available WPI ACC NO: 1999-468482/199939

XRPX Acc No: N1999-349804

Automatic window resizing method in graphical user interface

Patent Assignee: INT BUSINESS MACHINES CORP (IBMC)

Inventor: AMRO H Y

Patent Family (1 patents, 1 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 5940077
 A 19990817
 US 1996626197
 A 19960329
 199939
 B

Priority Applications (no., kind, date): US 1996626197 A 19960329

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 5940077 A EN 7 3

Alerting Abstract US A

NOVELTY - When the third resultant obtained is 30-70 % of window neight.

it is assigned as zoomed out size with respect to height. If the third resultant is 30-70 % of window height, the window height is reduced by 70 %

and 30 % respectively. The same procedure is repeated for the width of

window. If the window is in the zoomed out size, it is enlarged to default

size, automatically.

DESCRIPTION - Based on the input command from the user, a display on a

portion of window is controlled, to determine whether the window is in

zoomed outsize. When the window is not in the zoomed out size, height and

width of window and computer display, are determined. Then the window height is squared and the squared value is divided by the height of computer display, to obtain a first resultant. Then division of 1' by total

number of displayed windows, is carried out and then 1' is added to the division result, to obtain second resultant. The first and second resultants are then multiplied, to obtain third resultant. INDEPENDENT CLAIMs are also included for the following:

1.recording medium storing computer readable program for automatic

window size modification;

2.automatic window resizing system for automatically resizing window

displayed in default state.

USE - For automatic window resizing in graphical user interface of operating systems such as windows (TM), OS/2 (TM) and AIX (TM)

operating
system.

ADVANTAGE - The contents displayed in a zoomed out window are proportionally reduced according to the amount of size reduction of the window, therefore only the entire window is reduced in size and the contents are retained in the original size. The GUI displays the new window

based on the default size and passes focus to it as in the case of newly

opened window.

DESCRIPTION OF DRAWINGS - The figure depicts the GUI display window for

displaying default window along with focus and zoomed out windows.

Title Terms/Index Terms/Additional Words: AUTOMATIC; WINDOW; METHOD; GRAPHICAL; USER; INTERFACE

Class Codes

International Classification (Main): G06F-015/00 US Classification, Issued: 345342000, 345340000

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-J

Original Titles:

Method, memory and apparatus for automatically resizing a window while

continuing to display information therein.

· Alerting Abstract ...70 % of window height, the window height is reduced

by 70 % and 30 % respectively. The same procedure is repeated for the width of window. If the window is in the zoomed out size, it is enlarged

to...

...recording medium storing computer readable program for automatic window size modification; automatic window resizing system for automatically resizing window displayed in default state...

12/69,K/5 (Item 5 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0009058714 - Drawing available WPI ACC NO: 1998-112433/199811

XRPX Acc No: N1998-090094

Smart card with integrated circuit with processor and memory - has tickets with fields for storing entitlement data for ticket, validity data.

and data for checking ticket validity, and stores data using code with

fixed number of bits per bit group

Patent Assignee: KONINK KPN NV (NEPO); KONINK PTT NEDERLAND NV (NEPO)

Inventor: DRUPSTEEN M M P; MULLER F

Patent Family (11 patents, 32 countries)

Patent		_		App	plication				
Number		Kind	Date	Number		Kind	Date	Update	
ΕP	823694	A1	19980211	ΕP	1996202240	А	19960809	199811	В
WO	1998007120	A1	19980219	WO	1997EP4333	А	19970807	199814	E
AU	199741180	A	19980306	AU	199741180	А	19970807	199830	E
ΕP	920681	A1	19990609	ΕP	1997938893	Α	19970807	199927	E
				WO	1997EP4333	Α	19970807		
AU	718123	В	20000406	ΑU	199741180	А	19970807	200027	E
US	6119945	A	20000919	US	1997908716	А	19970808	200048	E
NZ	334055	A	20010223	NZ	334055	A	19970807	200115	E
				WO	1997EP4333	А	19970807		
ΕP	920681	Bl	20020220	ΕP	1997938893	A	19970807	200214	E
				WO	1997EP4333	A	19970807		
DE	69710588	E	20020328	DE	69710588	A	19970807	200229	E
				ΕP	1997938893	A	19970807		
				WO	1997EP4333	A	19970807		
ES	2172809	Т3	20021001	ΕP	1997938893	A	19970807	200275	E
CA	2262760	С	20021105	CA	2262760 .	A	19970807	200281	E
			•	WO	1997EP4333	А	19970807		

Priority Applications (no., kind, date): EP 1996202240 A 19960809

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 823694 A1 EN 13 8

Regional Designated States, Original: AT BE CH DE DK ES FI FR GB GR IE .

LI LU MC NL PT SE

WO 1998007120 A1 EN 23 8

National Designated States, Original: AU CA CN CZ EE HU IL JP LT LV NO NZ

PL SG SI

Regional Designated States, Original: AT BE CH DE DK EA ES FI FR GB GR

IT LU MC NL PT SE

AU 199741180 A EN Based on OPI patent WO 1998007120

EP 920681 A1 EN PCT Application WO 1997EP4333

Based on OPI patent WO 1998007120

Regional Designated States, Original: AT BE CH DE DK ES FI FR GB GR IE

LI LU NL PT SE

AU 718123 9741180	В	EN	Previously issued patent AU
NZ 334055	A	EN ·	Based on OPI patent WO 1998007120 PCT Application WO 1997EP4333
			Based on OPI patent WO 1998007120
EP 920681	B1	EN	PCT Application WO 1997EP4333
			Based on OPI patent WO 1998007120
Regional Designa IT	ted :	States,Original	: AT BE CH DE DK ES FI FR GB GR IE
LI LU NL PT S	E		
DE 69710588	E	DE	Application EP 1997938893
			PCT Application WO 1997EP4333
			Based on OPI patent EP 920681
			Based on OPI patent WO 1998007120
ES 2172809	Т3	ES	Application EP 1997938893
			Based on OPI patent EP 920681
CA 2262760	C	EN ·	PCT Application WO 1997EP4333
			Based on OPI patent WO 1998007120

Alerting Abstract EP A1

The smart card comprises an integrated circuit with a processor having a

memory. The memory is structured to comprises tickets (20). A ticket comprises an entitlement field (21) for storing data relating to the entitlement of the ticket.

A ticket further comprises a validation field (22) for storing data relating to the validity of the ticket, and a verification field (23) for

storing data relating to a check of the validity of the ticket. Data is stored using a code containing a fixed number of set bits per group

of bits. The code words have eight bits, and the set bits in each code

word equal four.

USE - For tickets stored in smart cards and for using stored tickets. E.g. for electronic purse. Also for loyalty card or points card used by shops. Also for personal data such as medical record.

ADVANTAGE - Allows use of open tickets that is tickets which have non-predetermined validity date or time. Tickets can be securely stored.

Title Terms/Index Terms/Additional Words: SMART; CARD; INTEGRATE;
CIRCUIT;

PROCESSOR; MEMORY; TICKET; FIELD; STORAGE; DATA; VALID; CHECK;
CODE;

FIX; NUMBER; BIT; PER; GROUP

Class Codes

International Classification (Main): G06K-019/06, G06K-019/07, G07F-007/08

(Additional/Secondary): G06K-019/073, G07B-015/00 US Classification, Issued: 235492000, 235380000, 235383000

File Segment: EPI;
DWPI Class: T01; T05

Manual Codes (EPI/S-X): T01-H01C1; T01-J05A; T05-C03; T05-H02C5C

Smart card with integrated circuit with processor and memory - ...

...data for ticket, validity data, and data for checking ticket validity,

and stores data using code with fixed number of bits per bit group

Alerting Abstract ... The smart card comprises an integrated circuit with

a processor having a memory . The memory is structured to comprises tickets (20). A ticket comprises an entitlement field (21) for storing...

...relating to a check of the validity of the ticket. Data is stored using

a code containing a fixed number of set bits per group of bits.
The

code words have eight bits, and the set bits in each code word equal
four

. . .

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...a different, second storage command (WRITE) when validating the ticket.

Preferably, in the tickets a code is used having a fixed number of set

bits , thus preventing the fraudulent modification of an issued ticket .

. .

...and using a different, second storage command (WRITE) when validating

the ticket. Thus the fraudulent modification of an issued ticket is prevented...

...a different, second storage command (WRITE) when validating the ticket

(20) at the validation terminal (82). Thus, the fraudulent modification

of an issued ticket (20) is prevented...

...and using a different, second storage command (WRITE) when validating

the ticket. Thus the fraudulent modification of an issued ticket is prevented. >

Claims

- 1. Smart card (1) comprising an integrated circuit (10) having a processor
- (11) and a memory (12), the memory being structured so as to comprise tickets (20), a ticket comprising an entitlement field (21) for storing...

...A smart card (1) comprising an integrated circuit (10) having a processor (11) and a memory (12), the memory being organized so as to comprise tickets (20), a ticket comprising at least one field (21; 22; .

23) for storing data relating to the ticket, characterized by...

...12) for storing data in the at least one field in the form of a code containing a fixed number of set bits per group of bits.

...operational exclusively in response to an identification of a first type of terminal, and memory, including, a ticket stored in the memory having at least one field for storing data relating to the ticket; wherein the smart card is configured for storing data using a code containing a fixed number of set bits per group of bits.

12/69,K/6 (Item 6 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007249957 - Drawing available WPI ACC NO: 1995-303798/199540

XRPX Acc No: N1995-230816

Digital signal coding method for image sequence of blocks or macroblocks -

calculating image complexity and modifying quantisation step as function

of complexity with number of bits per group estimated according to complexity, number of images, bit rate and image frequency Patent Assignee: LAB ELECTRONIQUE PHILIPS (PHIG); PHILIPS ELECTRONICS

(PHIG); PHILIPS GLOEILAMPENFAB NV (PHIG); US PHILIPS CORP (PHIG); KONINK PHILIPS ELECTRONICS NV (PHIG)

Inventor: TRANCHARD L

NV

Patent Family (5 patents, 7 countries)

Patent			Application				
Number	Kind	Date	Number	Kind	Date	Update	
EP 670663	A1	19950906	EP 1995200384	A	19950217	199540	В
FR 2717029	A1	19950908	FR 19942382	·A	19940302	199541	E
JP 7284109	А	19951027	JP 199540348	A	19950228	199601	E
US 5680483	A	19971021	US 1995392632	A	19950222	199748	E
JP 3818679	B2	20060906	JP 199540348	A	19950228	200659	Ē

Priority Applications (no., kind, date): FR 19942382 A 19940302; FR 19946380 A 19940526

Patent Details

Number	Kind	Lan	Pg	Dwg	Filing Notes	
EP 670663	A1	FR	30	11		
Regional De	signated	State	s,Ori	ginal	: DE FR GB IT SE	
JP 7284109	A	JA	19	1		
US 5680483	Α	EN	20	11		
JP 3818679	B2	JA	28		Previously issued patent	JP
07284109						

Alerting Abstract EP A1

The method involves defining the complexity of the image as the number of

bits per image proportional to the number of bits issued during the coding step. The regulation stage includes evaluating the number of bits

in each group, which is proportional to the complexity, the number of images, the bit rate at the coding output and the image frequency.

For each new image, the number of bits per image is estimated. The estimated value is then corrected (400), using limiting maximum and minimum

values determined by the state of a buffer memory (10). For each macroblock, a coefficient of modification for a quantisation step is then

calculated (110).

USE/ADVANTAGE - E.g. digital compression of video signal compatible with

MPEG-2 standard. Bit rate switching without broadcast interruption or interference allows increased flexibility.

Title Terms/Index Terms/Additional Words: DIGITAL; SIGNAL; CODE;
METHOD;

IMAGE; SEQUENCE; BLOCK; CALCULATE; COMPLEX; MODIFIED; QUANTUM; STEP;
FUNCTION; NUMBER; BIT; PER; GROUP; ESTIMATE; ACCORD; RATE; FREQUENCY

Class Codes

International Classification (Main): H04N-007/32 (Additional/Secondary): H04N-011/04, H04N-005/92 International Classification (+ Attributes)

IPC + Level Value Position Status Version

G06T-0009/00 A I R 20060101 H04N-0007/24 A I R 20060101 H04N-0007/32 A I R 20060101 H04N-0007/50 A I R 20060101 H04N-0007/60 A I R 20060101 H04N-0011/04 A I L B 20060101 H04N-0005/92 A I L B 20060101 H04N-0007/32 A I F B 20060101 G06T-0009/00 C I R 20060101 H04N-0007/24 C I R 20060101 H04N-0007/32 C I R 20060101 R 20060101 H04N-0007/50 C I H04N-0007/52 C I R 20060101

US Classification, Issued: 348405000, 348419000, 382236000, 382251000, 382239000

File Segment: EPI; DWPI Class: W02; W04

Manual Codes (EPI/S-X): W02-F07B; W02-F07C; W04-P01A3; W04-P01A5

...calculating image complexity and modifying quantisation step as function of complexity with number of bits per group estimated according to complexity, number of images, bit rate and image frequency

Alerting Abstract ... the complexity of the image as the number of bits

per image proportional to the number of bits issued during the coding

step. The regulation stage includes evaluating the number of bits in each

group, which is...

...then corrected (400), using limiting maximum and minimum values determined by the state of a buffer memory (10). For each macroblock, a

coefficient of modification for a quantisation step is then calculated...

Original Publication Data by Authority

Original Abstracts:

...the blocks or macroblocks, and a bitrate control sub-assembly. The sub-assembly includes a buffer memory and a device for

modifying

the quantization step used in quantization of the blocks or macroblocks.

The buffer memory and the device for modifying the quantization step are connected in series. The device for modifying the quantization step...

Claims:

...coded as a function of the complexity value thus computed, wherein: (A)

said complexity value is defined as a number of bits per picture proportional to the number of bits observed at the end of coding; (B)

the step of controlling the bitrate comprising the following substeps:(1)

for each given group of N successive pictures, evaluating a number of

bits which comprise a group profile, said group profile having a
value

PROF which is proportional to said complexity value, to the number N, and

to a bitrate R (t) observed at the coding output, and inversely proportional to the period of the pictures; (2) for each new picture to be

coded in the sequence: (a) estimating a number of bits corresponding to

said new picture and having a value NBNP which is proportional to said complexity value, and, a number of bits per sliding group having a

value NBSG which is proportional to said group profile value PROF...

...NBNP and two limit values MIN(CN) and MAX(CN) of the fullness of a buffer memory for storing coded signals, the selection criterion being the selection of that value which is between the other...

...values; and,(3) for each macroblock of said new picture, computation of

a coefficient for modifying the quantization step of said macroblock,

said coefficient being equal or proportional to the sum of a number of bits

expressing the initial fullness of a buffer memory defined as virtual

memory and a complementary number which is equal to the number of

bits already generated by coding the (j-1) macroblocks preceding the macroblock concerned of the rank j in the same picture, reduced by

number of correction bits related to the values of j and CNPP and

to the number of macroblocks per picture.

12/69,K/7 (Item 7 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007022343 - Drawing available

WPI ACC NO: 1995-038009/199506

XRPX Acc No: N1995-030071

Image processing system with variable width memory bus for MPEG
images -

has controller that splits word in half and stores each half separately,

and reassembles halves on read operation.

Patent Assignee: SGS THOMSON MICROELTRN SA (SGSA); STMICROELECTRONICS

(SGSA)

Inventor: ALAIN A; ARTIERI A

Patent Family (7 patents, 6 countries)

Patent App				pplication						
Number		Kind	Date	Number		Kind	Date	Update		
ΕP	632388	A1	19950104	ΕP	1994410044	A	19940627	199506	В	
FR	2707118	Al	19950106	FR	19938218	A	19930630	199507	E	
JP	7154781	A	19950616	JР	1994170329	A	19940630	199533	E	
US	5825372	A	19981020	US	1994267195	A	19940629	199849	E	
ΕP	632388	В1	19991222	ΕP	1994410044	A	19940627	200004	E	
DE	69422228	E	20000127	DE	69422228	A	19940627	200012	E	
				ΕP	1994410044	Α	19940627			
JΡ	3787.847	B2	20060621	JΡ	1994170329	A	19940630	200643	E	
D~:	ioritu Applia	a+ i and	a Ina lei	~~	datal. ED 1	002021	10 h 100	30630		

Priority Applications (no., kind, date): FR 19938218 A 19930630

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 632388 A1 FR 26 12

Regional Designated States, Original: DE FR GB IT

JP 7154781 A JA 19

EP 632388 B1 FR

Regional Designated States, Original: DE FR GB IT

DE 69422228 E DE Application EP 1994410044

Based on OPI patent EP 632388

JP 3787847 B2 JA 23 Previously issued patent JP

07154781

Alerting Abstract EP Al

The image processor co-operates with a memory that can store three decoded images. The memory is accessed by a bus N bits wide. For two processing modes a bus width of N/2 is used.

For each instruction to write an N-bit word to memory a circuit (62)

causes the successive writing of the first and second half of the word, using N/2 bits. To read memory the two half words are extracted and juxtaposed to re- form the N-bit word. An address controller generates two

distinct addresses for each address supplied by the processor. The clock

signal to the processor is inhibited to ensure each memory access instruction is executed twice.

USE/ADVANTAGE - MPEG decoder. Adapts to differing bus widths

without modification of architecture of peripherals communicating with memory and simplifies implementation of decoder. Title Terms/Index Terms/Additional Words: IMAGE; PROCESS; SYSTEM; VARIABLE; WIDTH; MEMORY; BUS; CONTROL; SPLIT; WORD; HALF; STORAGE; SEPARATE; HALVES; READ; OPERATE; MPEG; DECODER Class Codes International Classification (Main): G06F-012/02, G06F-012/04, H04N-(Additional/Secondary): G06F-013/40 International Classification (+ Attributes) IPC + Level Value Position Status Version G06F-0012/04 A I R 20060101 G06F-0013/40 A I R 20060101 G06F-0009/34 A I L B 20060101 H04N-0007/26 A I R 20060101 H04N-0007/26 A I F B 20060101 R 20060101 H04N-0007/36 A I H04N-0007/50 A I R 20060101 G06F-0012/04 C I R 20060101 G06F-0013/40 C I R 20060101 H04N-0007/26 C I R 20060101 H04N-0007/36 C I R 20060101 H04N-0007/50 C I R 20060101 US Classification, Issued: 345512000, 345509000 File Segment: EPI; DWPI Class: T01; W04 Manual Codes (EPI/S-X): T01-H01A; T01-H07A1; T01-J10A2; W04-P01A3; W04-P01A5; W04-P01C5 Image processing system with variable width memory bus for MPEG images... Original Titles: ...Processor system particularly for image processing comprising a variable scize memory bus... ... Processor system particularly for image processing comprising a variable size memory bus... ...IMAGE PROCESSING SYSTEM HAVING VARIABLE LENGTH MEMORY BUS... ... Image processing system including a variable size memory bus. Alerting Abstract ... The image processor co-operates with a memory that can store three decoded images. The 'memory is accessed by a bus N wide. For two processing modes a bus width...

... For each instruction to write an N-bit word to memory a circuit (62)

causes the successive writing of the first and second half of the word, using N/2 bits. To read memory the two half words are extracted and juxtaposed to re- form the N-bit word...

...supplied by the processor. The clock signal to the processor is inhibited to ensure each memory access instruction is executed twice...

...USE/ADVANTAGE - MPEG decoder. Adapts to differing bus widths without

modification of architecture of peripherals communicating with memory
,
and simplifies implementation of decoder.

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...comprising a data bus with a fixed size of N bits (D64) connected to a

memory (12) for words of n bits by a bus with a size of n bits (D16),

where N is...

...execution by the processor of an instruction for writing an N-bit word

into the memory, successively writing each sub-word of n bits constituting this N-bit word to distinct addresses; and means (60...

...for, on each execution of an instruction for reading an N-bit word from

the ${\tt memory}$, successively reading from the said ${\tt memory}$ at distinct addresses ${\tt sub}$ -words of n bits, and juxtaposing these sub-words on the bus

of fixed size...

...a data bus having a fixed N-bits size connected to an n-bits word memory through a bus having an n-bits size, where N is a multiple of n.

and n is a variable value. The system includes means for, at each execution

by the processor of a write instruction of one word of N bits in the

memory , successively writing each sub-word of n bits constituting
this

word of N bits at distinct addresses, and means for, at each execution of a

read instruction of a word of N bits in the $\ensuremath{\mathsf{memory}}$, successively reading

in this memory at distinct addresses sub-words of n bits, and juxtaposing these sub-words on the fixed size bus. Claims:

...adapted to processing pictures according to intra, predicted and

bidirectional modes in cooperation with a memory (12) capable of storing

at least three decoded pictures and accessible through an N-bit data bus,

characterized in that it comprises, for processing pictures only according to the intra and predicted modes in cooperation with a half-size

memory through an N/2-bit bus: - means (62) for, at each execution by the

processor of a write instruction of one N-bit word in the memory

successively writing each N/2-bit sub-word constituting said N-bit word;

- means (60, 64, 65, 66) for, at each execution of a read instruction of

an N/bit word in the memory , successively reading in said memory two

N/2-bit sub-words, and juxtaposing these sub-words on the N-bit bus; - an

address folding circuit (52) comprising: - an addressing
circuit

(86) for providing the memory with two distinct addresses for each address provided by the processor; - an address generating circuit (80-84) for providing an address within the address boundaries of the memory when an address provided by the addressing circuit is out of predetermined boundaries; and - means (92, 94) for inhibiting the decoding if an address provided to the memory in write mode corresponds

to data which has not yet been read.

. . .

...adapted to process images according to intra, predicted and bidirectional modes, in cooperation with a memory capable of storing at

least three decoded images and accessible through an N-bit data bus, and

adapted to process images only according to intra and predicted modes in

cooperation with a half-size memory through an N/2-bit bus, said

image processing system comprising: means for, at each execution by
the

processor of a write instruction of one N-bit word to the <code>half-size memory</code>, successively writing each N/2-bit sub-word of the N-bit word; means for instruction of an N-bit word from the half-size <code>memory</code>, <code>successively</code> reading in said half-size <code>memory</code> two N/2-bit sub-words, and

juxtaposing these subwords on the N-bit bus; an addressing circuit for

providing the half-size memory with two distinct addresses for each

address provided by the processor; an address folding circuit for providing an address within the address boundaries of the half-size memory.

when an address provided by the addressing means is out of the boundaries; and means for stopping the processor if an address provided

to
the half-size memory in write mode corresponds to data which has not
yet
been read.

12/69,K/8 (Item 8 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0003553510

WPI ACC NO: 1985-160661/198527

Related WPI Acc No: 1985-277861; 1990-255633; 2000-239401

High speed graphic pattern processing appts. - uses raster scan CRT and control unit with microprogram memory and decoder

Patent Assignee: HITACHI ENG CO LTD (HITJ); HITACHI LTD (HITA);

HITACHI

MFG CO (HITA); HITACHI SEISAKUSHO KK (HITA); KAJIWARA H (KAJI-I);

KATSURA K (KATS-I); MAEJIMA H (MAEJ-I)

Inventor: KAJIWARA H; KATSURA K; MAEJIMA H
Patent Family (20 patents, 5 countries)

raceire rampay (20 paceries, 5 countries)								
Patent			Apj	plication				
Number	Kind	Date	Nu	mber	Kind	Date	Update	
EP 146961 .	A	19850703	ΕP	1984116285	A	19841224	198527	В
US 4862150	А	19890829	US	1984686039	A	19841224	198944	Ε
EP 146961	· B	19910320	EΡ	1984116285	A	19841224	199112	Ē
DE 3484297	G	19910425					199118	E
US 5043713	A	19910827	US	1989350254	A	19890511	199137	E
US 5300947	A	19940405	US	1984686039	А	19841224	199413	E
			US	1989350254	А	19890511		
			US	1991737398	А	19910729		
US 5332995	А	19940726	US	1984686039	А	19841224	199429	E
			US	1989350254	А	19890511		
			US	1991736780	А	19910729		
KR 199410224	В1	19941022	KR	19848375	Α.	19841226	199638	E
			KR	199319698	А	19930925		
KR 199410225	В1	19941022	KR	19848375	A	19841226	199638	E
			KR	199319695	А	19930925		
KR 199507531	В1	19950711	KR	19848375	А	19841226	199715	E
			KR	199319696	А	19930925		
KR 199507532	В1	19950711	KR	19848375	А	19841226	199715	E
			KR	199319697	А	19930925		
US 5631668	А	19970520	US	1984686039	А	19841224	199726	E
			US	1989350254	А	19890511		
			US	1991736786	A	19910729		
			US	1993104572	А	19930811		
			US	1995430853	А	19950428		
US 5631671	A	19970520	US	1984686039	A	19841224	199726	E
			US	1989350254	A	19890511		
			US	1991736786	A	19910729		
			US	1993104572	А	19930811		
US 5638095	A	19970610	US	1984686039	A	19841224	199729	E
			US	1989350254	A	19890511		
			US	1991736786	А	19910729		
			US	1993104572	A	19930811		
			US	1995430848	А	19950428		
US 5657045	A	19970812	US	1984686039	А	19841224	199738	E
			US	1989350254	А	19890511		
			US	1991736786	А	19910729		
				1993104572	А	19930811		
				1995430851	A	19950428		
KR 199512931	B1	19951023		199419887	А	19940812	199851	E
KR 199513229	В1	19951026	KR	19848375	A	19841226	199901	E

				KR	199419886	A	19940812		
KR	199707247	В1	00000000	KR	19848375	Α	19841226	199941	E
US	20010052903	Al	20011220	US	1984686039	A	19841224	200206	E
				US	1989350254	A	19890511		
•				US	1991736786	A	19910729		
				US	1993104572	A	19930811		
			·	US	1995430851	A	19950428		
	•			US	1997796983	A	19970207		
				US	1998161463	A	19980928		
	•			US	2001932895	A	20010821		
US	6492992	B2	20021210	US	1984686039	A	19841224	200301	E
				US	1989350254	Α	19890511		
				US	1991736786	A	19910729		
				US	1993104572	A	19930811		
				US	1995430851	A	19950428		
				US	1997796983	А	19970207		
				US	1998161463	A	19980928		
				US	2001932895	A	20010821		
							•		

Priority Applications (no., kind, date): JP 1984120679 A 19840614; JP 198427155 A 19840217; JP 1983246986 A 19831226; JP 1984254889 A 19841130

Patent Details

Patent Details						
Number	Kind	Lan	Рg	Dwg	Filing Notes	
EP 146961	A	EN ·	70	28		
Regional Design	nated	States	,Orig	inal	: DE FR GB IT	
EP 146961	В	EN				
Regional Design	nated	States	,Orig	inal	: DE FR GB IT	
US 5300947	A	EN	36	28	Division of application US	
1984686039						
					Division of application US	
1989350254					•	
					Division of patent US 4862150	
					Division of patent US 5043713	
US 5332995	A	EN	33	28	Division of application US	
1984686039						
					Division of application US	
1989350254						
					Division of patent US 4862150	
•		,			Division of patent US 5043713	
KR 199410224	B1	KO			Division of application KR	
19848375						
					•	
KR 199410225	B1	KO			Division of application KR	
19848375						
KR 199507531	B1	KO	•		Division of application KR	
19848375				•		
KR 199507532	Bl	KO			Division of application KR	
19848375						

US 5631668 1984686039	A	EN	38	28	Division of application US
1989350254					Division of application US
1991736786					Division of application US
1993104572					Continuation of application US Division of patent US 4862150
US 5631671 1984686039	Α	EN	36	28	Division of patent US 5043713 Division of application US
1989350254					Division of application US
1991736786					Division of application US
US 5638095	A	EN	34	28	Division of patent US 4862150 Division of patent US 5043713 Division of application US
1984686039					Division of application US
1989350254					Division of application US
1991736786					DIVISION OF application os
1993104572					Continuation of application US
US 5657045	A	EN	34	28	Division of patent US 4862150 Division of patent US 5043713 Division of application US
1984686039 1989350254					Division of application US
1991736786					Division of application US
1993104572					Continuation of application US
KR 199513229 19848375	Bl	ко			Division of patent US 4862150 Division of patent US 5043713 Division of application KR
US 20010052903 1984686039	Al	EN			Division of application US
1989350254					Division of application US

.

1991736786		Division of application US
1993104572	•	Continuation of application US
		Continuation of application US
1995430851		Continuation of application US
1997796983		Continuation of application US
1998161463		
		Division of patent US 4862150 Division of patent US 5043713
		Continuation of patent US 5631671
		Continuation of patent US 5657045
US 6492992 1984686039	B2 EN	Division of application US
1989350254		Division of application US
1991736786		Division of application US
1993104572	•	Continuation of application US
1993104372		Continuation of application US
1995430851		Continuation of application US
1997796983	·	concendent of application of
1998161463		Continuation of application US
		Division of patent US 4862150 Division of patent US 5043713 Continuation of patent US 5631671 Continuation of patent US 5657045

Alerting Abstract EP A

The processing appts. can update one-pixed data, translate a logical address to physical address and transfer data in a display memory (13) at

high speed. It comprises an operation unit (30) including logical address,

physical address and colour data operation units, as well as a control unit (20).

The operation unit controls writing, updating and reading of display data. The control unit controls the operation unit in a predetermined sequence, the read display data is converted to a video signal by a conversion unit (40) for a display unit (50).

USE/ADVANTAGE - Drawing a pattern of multi-colour or multi-tone data having each pixel represented by a number of bits at the same processing speed as that for binary image data.

Equivalent Alerting Abstract US A

The appts. uses a raster scan type CRT. The graphic pattern

processing

appts. can update one pixel data, translate a logical address to a physical

address and transfer data in a display memory at high speed.

The graphic pattern processing appts. comprises an operation unit; including a logical address operation unit which stores and operates on logical coordinates, a physical address operation unit, which stores the

physical address of the memory corresponding to the current drawing point

and constants to perform an arithmetic operation to output a modified address to memory, a colour data operation unit and a control unit including microprogram memory and a microprogram decoder.

ADVANTAGE - High speed. (29pp)n

Equivalent Alerting Abstract US A

A graphic data processing apparatus is disclosed for accessing a memory

which stores pixels having a number of bits which may be selected. Graphic

data is generated with one or more bits per pixel with a number of pixels

of data being stored in one word of the memory .

A physical address operation unit stores information of a current drawing

point including a memory address of a word in the memory and a pixel

address defining a position of a pixel in one word specified by the memory address. A data operation unit modifies a particular pixel having

a number of bits which may be selected in the one word specified by the

pixel address in accordance with a drawing instruction.

ADVANTAGE - High processing speed. @(33pp)@

Equivalent Alerting Abstract US A

The graphic data generating appts. includes an information output device

for outputting an image of graphic data. A memory stores pixels of graphic data to be provided to the information output device. A pattern memory stores pattern data having at least one bit per pixel of the graphic data. A graphic data processor has a number of data storage elements, each storing pixel data having at least one bit.

A selector chooses one of the data storage elements depending upon a value of the at least one bit per of the graphic data, and a write device

writes the pixel data in the selected storage element as graphic data into

an address of the memory device.

ADVANTAGE - High speed calculation of address in display memory for memory update of multi-colour or multi-tone data.

Equivalent Alerting Abstract US A

The graphic data generator outputs graphic data of several pixels of an

image. A display memory is connected to the output for storing pixel data

defining the graphic data for each of the pixels.

Each pixel data has several bits. A graphic data processor performs readout of word data having several pixel data at a word position of the

display memory specified by a source memory address, selects pixel

data specified by a source pixel address in the readout word data, and writes the selected pixel data in the display memory at a pixel position

specified by a destination pixel address of word data which is specified

by a destination memory address.

USE/ADVANTAGE - Draws pattern of multi-colour or multi-tone data having

multi-bit pixels at same speed as binary image data.

Title Terms/Index Terms/Additional Words: HIGH; SPEED; GRAPHIC;
PATTERN;

PROCESS; APPARATUS; RASTER; SCAN; CRT; CONTROL; UNIT; MICROPROGRAM; MEMORY; DECODE

Class Codes

International Classification (Main): G06F-012/10, G06F-015/62, G06K-009/00,

G06K-009/36, G06T-011/40, G09G-005/02, G09G-005/36, G09G-005/38 (Additional/Secondary): G06F-015/72, G06K-009/20, G09G-001/28, G09G-005/00

US Classification, Issued: 345552000, 345588000, 340703000, 340724000, 340744000, 340798000, 340799000, 395141000, 395166000, 340747000, 340744000, 395165000, 345155000, 345151000, 345121000, 345191000, 345155000, 345200000, 345203000, 345028000, 345121000, 345191000, 345191000, 345568000, 345501000, 345559000, 345565000

File Segment: EngPI; EPI;

DWPI Class: T01; T04; W02; W03; W04; P85

Manual Codes (EPI/S-X): T01-C04A; T01-J04; T04-H01B; W02-J03; W03-A04; W04-P

...uses raster scan CRT and control unit with microprogram memory and decoder

Alerting Abstract ...pixed data, translate a logical address to physical address and transfer data in a display memory (13) at high speed. It comprises an operation unit (30) including logical address, physical address...

...a pattern of multi-colour or multi-tone data having each pixel represented by a number of bits at the same processing speed as that for binary image data.

Equivalent Alerting Abstract ...data, translate a logical address to a physical address and transfer data in a display memory at high speed...

...on logical coordinates, a physical address operation unit, which stores

the physical address of the memory corresponding to the current drawing

point and constants to perform an arithmetic operation to output a modified

address to memory, a colour data operation unit and a control unit including microprogram memory and a microprogram decoder...

...A graphic data processing apparatus is disclosed for accessing a memory

which stores pixels having a number of bits which may be selected. Graphic

data is...

...pixel with a number of pixels of data being stored in one word of the memory .

. . .

...A physical address operation unit stores information of a current drawing point including a memory address of a word in the memory and a

pixel address defining a position of a pixel in one word specified by the

memory address. A data operation unit modifies a particular pixel having a number of bits which may be selected in the one word specified

by the pixel address in accordance...

...generating appts. includes an information output device for outputting

an image of graphic data. A memory stores pixels of graphic data to.

provided to the information output device. A pattern memory stores pattern data having at least one bit per pixel of the graphic data. A...

...pixel data in the selected storage element as graphic data into an address of the memory device...

...ADVANTAGE - High speed calculation of address in display memory for

memory update of multi-colour or multi-tone data...

... The graphic data generator outputs graphic data of several pixels of an

image. A display memory is connected to the output for storing pixel data

defining the graphic data for each...

...readout of word data having several pixel data at a word position of the

display memory specified by a source memory address, selects pixel

data specified by a source pixel address in the readout word data, and writes the selected pixel data in the display memory at a pixel position

specified by a destination pixel address of word data which is

specified

by a destination memory address

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...pixel data, translate a logical address to physical address and transfer

data in a display memory (13), at a high speed . The graphic pattern

processing apparatus comprises an operation unit (30) including logical address operation unit.:.

...320) and color data operation unit (330), and a control unit (20) including a microprogram memory (100) and a microprogram decoder (200).

. . .

...pixel data, translate a logical address to physical address and transfer

data in a display memory, at a high speed. The graphic pattern processing

apparatus comprises an operation unit including logical address operation

unit, physical address operation unit and color data operation unit, and a

control unit including a microprogram **memory** and a microprogram decoder.

. .

...data, translate a logical address to a physical address and transfer data in a display memory , at a high speed. The graphic pattern processing

apparatus comprises an operation unit including a logical address operation

unit, a physical address operation unit, color data operation unit, and a

control unit including a microprogram memory and a microprogram decoder.

. . .

...A graphic data processing apparatus is disclosed for accessing a memory

which stores pixels having a number of bits which may be selected. Gaphic

data is generated with one or more bits per pixel with a plurality of pixels of data being stored in one word of the memory . A physical address

operation unit stores information of a current drawing point including

memory address of a word in the memory and a pixel address defining a

position of a pixel in one word specified by the memory address. A data operation unit modifies a particular pixel having a number of

bits which may be selected in the one word specified by the pixel address in accordance with a drawing instruction.

... A graphic data processing apparatus for accessing memory which stores

pixels where each of the pixels is a picture element of a unique point in

two-dimensional space and having a number of pixels which may be selected

in the memory and for generating graphic data with two or more bits
per

pixel being used and a plurality of pixels of data being stored in one word

of the **memory** is **disclosed** . A physical address operation unit stores

information of a current drawing point including a memory address of a

word in the memory and a pixel address defining a position of a pixel

in one word specified by the memory address. A data operation unit modifies a particular pixel in the one word specified by the pixel address in accordance with a drawing instruction with a number of pixels

within a word being selectable...

...apparatus includes an output producing a graphic image having a plurality of bits; a display **memory** connected to the output for storing

pixel data defining the graphic data for each of...

...plurality of bits; and a graphic data processing apparatus performing

read out of word data having a plurality of pixel data at a word position

of the display memory specified by a source memory address, selecting

pixel data specified by a source pixel address in the readout word and writing the selected pixel data in the display memory at a pixel position

specified by a destination pixel address of word data
specified

by the destination memory address.

A graphic pattern processing apparatus having a graphic memory , a data processor, and a graphic processor. The graphic memory stores a

pattern composed of pixel data. The graphics processor includes a plurality

of color registers. The graphic processor reads the graphic memory in

response to instructions received from the data processor. The graphics

processor in response to the pixel data read from the graphic memory selects one of a plurality of color registers and outputs that value.

A graphic pattern processing apparatus for accessing a memory which

stores words of graphic data. A plurality of pixels is stored in each word

. . .

...selected by a pixel address supplied by a graphic data processor. The

graphic data processor performs processing on the selected pixel in accordance with instructions received from a data processor...

...A graphic pattern processing apparatus having a display memory , a

processor, a graphic processor, and a plurality of parallel to serial convertors. The display memory stores graphic data in words, each word

has a plurality of pixel data and each pixel data has a plurality of bits.

A graphic processor accesses the display memory and processes a plurality

of the pixel data in response to instructions received from a data processor. The number of parallel to serial convertors corresponds to the

number of bits per pixel and are configured to allow a word from the display memory to be converted into a serial stream of pixel data...

... A graphic data generating apparatus includes a data processor, a graphic memory, and a graphic processor. The data processor outputs instructions to the graphic processor for processing graphic data. The instructions include a drawing instruction for transferring graphic

data stored in a predetermined location in the graphic memory to another predetermined location in the graphic memory. The graphic memory

stores pixel data defining the graphic data and each of the pixel data

having a plurality of bits. The graphic processor performing read out of

word data having a plurality of pixel data at a word position of

the graphic memory specified by a source memory address, selecting

pixel data specified by a source pixel address in the readout word

and writing the selected pixel data in the graphic memory at a pixel position specified by a destination pixel address of word data specified0

by the destination memory address.

A data processing apparatus which processes data held in memory . The data processing apparatus includes an address operation unit

which obtains an address to read one-word data from the memory , wherein

the one-word data is a unit of data access to the memory , and a logical

operation unit which determines a content of an operation on a field basis

based on information which designates the number of bits per field to construct one-word data with a plurality of fields having a same number

- of bits. The logical operation unit, based on the content thus determined, performs the operation in parallel on the fields of the one-word data read from the memory by the address thus obtained. Claims:
- ...pixed data, translate a logical address to physical address and transfer
- data in a display memory (13) at high speed. It comprises an operation
- unit (30) including logical address, physical address...
- ...1. A graphic pattern processing apparatus for use in connection with a
- display memory (13) for storing a display data therein and means (40)

for converting the display data read from said display memory to a display signal for displaying on a display unit or transmission to other

unit, the display data stored in the display memory being updated or processed for drawing in accordance with a display control data including an instruction and a parameter sent from a computer, characterised in that said graphic pattern processing apparatus...

- ...means (20) for generating an operation control signal to an operation
- unit and including microprogram memory means (100) for storing therein a

microprogram for display control, a decoder (200) for decoding a microinstruction read from said microprogram memory and instruction control means (230) for controlling said decoder in accordance with the

display control data; and an operation unit (30) including logical address operation means...

...display control means, physical address operation means (320) for calculating an address in said display memory based on the logical address and colour data operation means (330) for logically operating a

selected multi-tone information or multi-colour information and the display data...

...1. In a graphic pattern processing apparatus having a display memory for storing a display data therein and means for converting the display data read from said display memory to a display signal for displaying on a display unit or transmission to other unit, the display data stored in the display memory being updated or processed for drawing

in accordance with a display control data including an instruction and

a parameter sent from other computer, a graphic pattern processing

apparatus for generating a display data in accordance...

...control means for generating an operation control signal to an operation

unit and including microprogram **memory** means for storing therein a microprogram for display control, a decoder for decoding a microinstruction

read from said microprogram memory and instruction control means
for

controlling said decoder in accordance with the display control data; and

an operation unit including logical address operation means for calculating a coordinate on a display screen of a display draw point...

...pattern display control means, physical address operation means for calculating an address on said display memory based on the logical address and color data operation means for logically operating a selected

multi-tone information or color information and the display data to produce a color data...A graphic data generating apparatus comprising: information output means for outputting an image of graphic data; memory

means for storing pixels of graphic data to be provided to said information

output means; a pattern memory for storing pattern data having at least

one bit per pixel of said graphic data; and a graphic data processing apparatus including a plurality of data storage means, each of the data

storage means storing pixel data having at least one bit, means for...

...the pixel data in said selected storage means as graphic data into an address of said memory means.

...comprising: means for outputting graphic data of a plurality of pixels

of an image; a display memory connected to said outputting means for storing pixel data defining said graphic data for...

...pixels, each of said pixel data having a plurality of bits; and a graphic data processing apparatus performing readout of word data having

a plurality of pixel data at a word position of said display memory specified by a source memory address, selecting pixel data specified by a

source pixel address in the readout word data, and writing the selected pixel data in said display memory at a pixel position specified by a

destination pixel address of word data which is specified by a destination memory address.

...pattern data having at least one bit to pixel data having a

plurality of

bits; a memory for storing said graphic data, said graphic data includes at least one word, each word having a plurality of pixel data, each of...

...data having a plurality of bits; and a graphic processor having color

registers, each color register having stored therein pixel data having a

plurality of bits, wherein said graphic processor, responsive to said drawing instruction from said data processor, accesses said memory in units of words, selects one of said color registers based on pattern data

. . .

...and stores data corresponding to said pixel data stored in said selected color register to said memory.

. . .

... A data processing apparatus comprising: a memory for storing graphic data, said graphic data including at least one word, each word...

...instructions and parameters for processing said graphic data; and a graphic data processor, responsive to an instruction and parameters from

said data processor, for accessing said memory in word units, reading out

one-word graphic data designated by a memory address from said memory

, specifying at least one bit of the read-out one-word graphic data by a...

...one bit in accordance with said instruction, and writing the one-word graphic data containing the processed at least one bit in said memory.

...A data processing apparatus **comprising**: **a** memory for storing graphic data, said graphic data including at least one word, each word...

...a plurality of pixels and having a plurality of bits; a graphic processor for accessing said memory in units of words and processing a plurality of pixel data included in each word together; and a conversion

unit which includes a plurality of parallel-serial convertors corresponding to the number of bits within one pixel data, each parallel-serial convertor, being input bit data from each...

...said plurality of pixel data within one word according to a specified rule, converts said input bit data as parallel data to serial data

and

outputs said serial data li >a memory for storing graphic data, said graphic data including at least one word, each word...

... of bits; a data processor for outputting instructions and parameters for

processing graphic data, wherein said instructions include a drawing

instruction for transferring graphic data stored in a predetermined location in said memory to another predetermined location in said memory; and a graphic processor, responsive to said drawing instruction

and parameters corresponding to said drawing instruction from said data

processor, for accessing said memory in units of words, reading out graphic data from said memory as a transfer source including a plurality

of pixel data to be transferred, selecting at least one of said pixel

data to be transferred and writing data corresponding to said selected pixel data into a specified location in said memory as a transfer destination according to said parameters corresponding to said drawing instructions.

. . .

...What is claimed is: 1. A data processing apparatus comprising: a system memory which holds a program or data; a data processor which executes said program to process said data, and generates a command or data

to process graphic data; a graphic memory which holds a plurality of one-word graphic data, each said one-word graphic...

...pixel data arranged within a word which is a unit of data access to said

graphic memory, and each said pixel data being constituted by plural bits; and a graphic processor which reads from said graphic memory graphic data specified by a memory address for specifying oneword

graphic data in order to access said graphic data on a one-word basis according to a command or data from said data processor, specifies predetermined pixel data by a pixel address for specifying the predetermined pixel data in said one-word graphic data specified by said

memory address, processes the pixel data thus specified according to said

command, and writes one-word graphic data containing the pixel data thus

processed in said graphic memory.

20/69,K/1 (Item 1 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0013525409 - Drawing available

WPI ACC NO: 2003-618636/200358

XRPX Acc No: N2003-492721

Digital memory for storing information in bit form and which may be accessed from two or more independent ports has locations for storing at

least one information bit as several working bits

Patent Assignee: QINETIQ LTD (QINE-N)

Inventor: BURNS P D

Patent Family (2 patents, 100 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 WO 2003067599
 A1 20030814
 WO 2003GB371
 A 20030129
 200358
 B

 AU 2003207002
 A1 20030902
 AU 2003207002
 A 20030129
 200425
 E

Priority Applications (no., kind, date): GB 20023070 A 20020209

Patent Details

Number Kind Lan Pg Dwg Filing Notes

WO 2003067599 A1 EN 24 5

National Designated States, Original: AE AG AL AM AT AU AZ BA BB BG BR BY

BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU

IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ

NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ

VC VN YU ZA ZM ZW

Regional Designated States, Original: AT BE BG CH CY CZ DE DK EA EE ES FI

FR GB GH GM GR HU IE IT KE LS LU MC MW MZ NL OA PT SD SE SI SK SL SZ

· TZ UG ZM ZW

AU 2003207002 A1 EN

Based on OPI patent WO 2003067599

Alerting Abstract WO Al

NOVELTY - A digital memory includes separately addressable locations

for storing at least one information bit as a number of working bits, and combinatorial logic output circuitry for generating the information bit from the working bits. The working bits are arranged in a

number of sets, each set comprising at least one working bit for each separately addressable location.

DESCRIPTION - INDEPENDENT CLAIMS are included for:

1.a digital memory arranged as a scoreboard register with several of

flag bits

2.a field programmable gate array device in which is implemented a

digital memory

3.a method of storing digital information in a memory having at least

two write ports

USE - In electronic digital storage devices using elemental logic devices

that provide a digital storage, in which the data stored within the store

may be accessed and changed from two or more independent ports.

ADVANTAGE - Allows a multiple port memory to be implemented using a relatively small amount of additional logic functions. Allows the modification of the information bit by manipulation of at least one of

the working bits, which are preferably divided into sets, where each set

consists of at least one working bit for each separately addressable location. Each set may be addressed for writing through a single port but

may be addressed for reading through a number of ports.

DESCRIPTION OF DRAWINGS - The drawing illustrates in block diagrammatic

form, how a single information bit may be stored as two separate working bits.

101,102 D-type flip-flops 103 XOR gate

Title Terms/Index Terms/Additional Words: DIGITAL; MEMORY; STORAGE; INFORMATION; BIT; FORM; ACCESS; TWO; MORE; INDEPENDENT; PORT; LOCATE; ONE

; WORK

Class Codes

International Classification (Main): G11C-007/10
 (Additional/Secondary): G06F-013/16, G06F-013/166, G06F-013/36,
 G06F-013/366, G11C-008/16, G11C-008/166

File Segment: EPI;
DWPI Class: T01; U14
Manual Codes (EPI/S-X): T01-H03D; T01-H05B1; T01-H05B3; U14-A07; U14-A08B1;
 U14-C

Digital memory for storing information in bit form and which may be accessed from two or more...

Original Titles:
MULTIPLE WRITE-PORT MEMORY

Alerting Abstract ... NOVELTY - A digital memory includes separately addressable locations for storing at least one information bit as a

number of working bits , and combinatorial logic output circuitry for generating the information bit from the working bits. The...

...a digital memory arranged as a scoreboard register with several

of flag bits a field programmable gate array device in which is implemented a digital memory a method of storing digital information in

a memory having at least two write ports

• • •

consists of

...ADVANTAGE - Allows a multiple port memory to be implemented using a relatively small amount of additional logic functions. Allows the modification of the information bit by manipulation of at least one of the working bits, which are preferably divided into sets, where each set

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

A digital memory for storing information in bit form includes a plurality of separately addressable working bits, wherein an information bit is stored therein as a combinatorial logic function of the

working bits. Each working bit associated with the information bit may be

addressable from a plurality of address busses. The invention provides a multiple write-port memory that may be used in conventional

fashion, or may be conveniently adapted to implement a scoreboard register, which

may ...

...to indicate the status of a logical resource. The invention is particularly suitable for implementing memory and scoreboard functions

within a programmable logic device such as a Field Programmable Gate Array. Also disclosed is a method of implementing a digital memory

. . .

...pour mettre en application les fonctions memoire et tableau d'affichage

d'un dispositif logique programmable comme, par exemple, un reseau de circuits prediffuses programmables par l'utilisateur. L'invention concerne egalement un procede de mise en application d'une memoire numerique.

20/69,K/2 (Item 2 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0012798271 - Drawing available

WPI ACC NO: 2002-654841/200270

XRPX Acc No: N2002-517374

Computer-aided semiconductor integrated circuit designing method involves

defining memory cells representing delay circuits occupying equal area

and having different signal propagation delays

Patent Assignee: ESS TECHNOLOGY INC (ESST-N)

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 6425115
 B1 20020723
 US 2000567862
 A 20000509
 200270
 B

Priority Applications (no., kind, date): US 2000567862 A 20000509

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 6425115 B1 EN 13 7

Alerting Abstract US B1

NOVELTY - A pair of memory cells with data representing pair of delay

circuits occupying equal area on a semiconductor substrate and having different propagation delay between signal input and signal output, are defined. The delay circuits have coupled p-type and n-type transistors and

one of the circuit includes a capacitor coupling.

DESCRIPTION - An INDEPENDENT CLAIM is included for computer-readable medium storing computer-aided semiconductor integrated circuit design

program .

USE - For computer-aided designing of semiconductor integrated circuits.

ADVANTAGE - Allows designers to modify memory cells to represent delay circuits having different delay time periods and occupying equal area

on the semiconductor substrate.

DESCRIPTION OF DRAWINGS - The figure shows the flowchart for an iterative

method of fixing timing violations using a library that allows delay cells

having variable delays to be placed within a circuit to correct the violations.

Title Terms/Index Terms/Additional Words: COMPUTER; AID; SEMICONDUCTOR; INTEGRATE; CIRCUIT; DESIGN; METHOD; DEFINE; MEMORY; CELL; REPRESENT;

DELAY; OCCUPY; EQUAL; AREA; SIGNAL; PROPAGATE

Class Codes

International Classification (Main): G06F-017/50

US Classification, Issued: 716017000, 716002000, 716006000

File Segment: EPI;
DWPI Class: T01; U11

Manual Codes (EPI/S-X): T01-J15A2; T01-S03; U11-G01

Computer-aided semiconductor integrated circuit designing method involves

defining memory cells representing delay circuits occupying equal area

and having different signal propagation delays

Alerting Abstract ... NOVELTY - A pair of memory cells with data representing pair of delay circuits occupying equal area on a semiconductor

substrate...

DESCRIPTION - An INDEPENDENT CLAIM is included for computer-readable medium

storing computer-aided semiconductor integrated circuit design
program

. . .

...ADVANTAGE - Allows designers to modify memory cells to represent delay circuits having different delay time periods and occupying equal area on

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

...present invention provides a library of cells that can be stored in a

computer readable memory and used in the computer-aided design of integrated circuits. Some of the cells in...

...n- and p-channel transistors. If so, the delay of the circuit can be further modified by changing the size of this capacitor. These changes in

n-channel gate length and...

...to the area occupied by the unchanged circuit. Alternately, the library

could allow designers to modify the cells such that the circuits represented by the cells differ in delay time periods... Claims:

...than an area occupied by the first circuit; storing the first data cell

in a memory; generating a second data cell comprising second data, wherein the second data represents a second delay circuit having a second signal...

...larger than an area occupied by the second circuit; storing the second

data cell in memory; wherein the first signal propagation delay is different than the second signal propagation delay; wherein the first area is equal in size to the second area; andwherein the first delay

is equal in size to the second area; andwherein the first delay circuit

comprises a first n -channel transistor coupled to a first p-channel transistor, wherein the second delay circuit comprises...

20/69,K/3 (Item 3 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0010776794 - Drawing available

WPI ACC NO: 2001-391513/200142

Related WPI Acc No: 2001-292756; 2001-299954; 2001-316064; 2001-397489;

2001-397490; 2001-531184; 2001-584051; 2001-591121; 2001-591122;

2002-107614; 2002-373376; 2003-842470

XRPX Acc No: N2001-288060

CAN microcontroller that supports message objects, comprises processor core

that runs CAN application

Patent Assignee: KONINK PHILIPS ELECTRONICS NV (PHIG)

Inventor: BIRNS N E

Patent Family (1 patents, 25 countries)
Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 EP 1085719
 A2 20010321
 EP 2000203204
 A 20000915
 200142
 B

Priority Applications (no., kind, date): US 1999154022 P 19990915; US 2000630291 A 20000801

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 1085719 A2 EN 28 12

Regional Designated States, Original: AL AT BE CH CY DE DK ES FI FR GB GR

IE IT LI LT LU LV MC MK NL PT RO SE SI

Alerting Abstract EP A2

NOVELTY - The CAN microcontroller comprises a processor core that

CAN application, message buffers associated with respective message objects, a CAN/CAL module that processes incoming messages including frames

and message object registers associate with each of the message objects.

USE - Supports message objects.

ADVANTAGE - Modifies the base address of the designated receive message

buffer by replacing the current base address with a new base address.

microcontroller handles a message buffer full condition in such a manner

that ensures no loss of data. Each incoming (received) CAN Frame is automatically stored; and when writing message data into a message buffer

, the address will be generated automatically.

DESCRIPTION OF DRAWINGS - The drawing illustrates a high-level, functional block diagram of the microcontroller.

Title Terms/Index Terms/Additional Words: CAN; SUPPORT; MESSAGE;
OBJECT;

COMPRISE; PROCESSOR; CORE; RUN; APPLY

Class Codes

International Classification (Main): H04L-029/06
 (Additional/Secondary): G06F-015/00

File Segment: EPI;
DWPI Class: T01; W01

Manual Codes (EPI/S-X): T01-H07C1; T01-H07C5; W01-A06E1; W01-A06G2;

W01-A06X

Original Titles:

... Use of buffer -size mask in conjunction with address pointer to detect

buffer -full and buffer -rollover conditions in a can device that
employs

reconfigurable message buffers

Alerting Abstract ... NOVELTY - The CAN microcontroller comprises a processor core that runs CAN application, message buffers associated with

respective message objects, a CAN/CAL module that processes incoming messages including frames...

...ADVANTAGE - Modifies the base address of the designated receive message buffer by replacing the current base address with a new base address. The microcontroller handles a message buffer full condition in

such a manner that ensures no loss of data. Each incoming(received) CAN Frame is automatically stored; and when writing message data into a message

buffer , the address will be generated automatically...

...DESCRIPTION OF DRAWINGS - The drawing illustrates a high-level, functional block diagram of the microcontroller.

Original Publication Data by Authority

Original Abstracts:

- ... objects, and that includes a processor core that runs CAN applications,
- a plurality of message buffers associated with respective ones of the

message objects, a CAN/CAL module that processes incoming messages that include a...

...and a plurality of message object registers associated with each of the

message objects, including at least one buffer size register that

contains a message buffer size value that specifies the size of

the message buffer associated with that message object, and at least one buffer location register that contains an address pointer

that points to an address of the storage location in the message buffer

associated with that message object where the next data byte of the current incoming message is to be stored . The CAN/CAL module includes a

message handling function that transfers successive frames of the current incoming message to the message buffer associated with a selected

one of the message objects designated as a receive message object for
the

current incoming message an address pointer increment function that, in

response to a transfer of the current data byte to the message buffer

associated with the designated receive message object, increments the address pointer to the address of the storage location in that message buffer where the next data byte of the current incoming message is to be

stored . The CAN/CAL module further includes a frame status
detection

function that detects whether or not the current frame of the current

incoming message is the final frame of the current incoming message, and a

buffer -status detection function that, each time that the address

pointer is incremented, retrieves the incremented address pointer value,

retrieves the message buffer size value from the at least one buffer size register associated with the designated receive message object, and decodes the retrieved message buffer size value into

a buffer -size mask, and determines a message buffer -fullness status

of the message buffer associated with the designated receive message

object using the retrieved incremented address pointer value and the buffer -size mask.

Claims:

...of message objects, comprising: a processor core that runs CAN applications; a plurality of message buffers associated with respective

ones of the message objects; a CAN/CAL module that processes incoming messages that include a plurality of...

...bytes; a plurality of message object registers associated with each of

the message objects, including: at least one buffer size register

that contains a message buffer size value that specifies the size of the message buffer associated with that message object; and

, at least one buffer location register that contains an address

pointer that points to an address of the storage location in the message

buffer associated with that message object where the next data byte of the

current incoming message is to be stored; wherein the CAN/CAL module

includes : a message handling function that transfers successive
frames

of the current incoming message to the message buffer associated with a

selected one of the message objects designated as a receive message
object

for the current incoming message; an address pointer increment function

that, in response to a transfer of the current data byte to the message buffer associated with the designated receive message object, increments

the address pointer to the address of the storage location in that message buffer where the next data byte of the current incoming message

is to be stored; a frame status detection function that detects whether

or not the current frame of the current incoming message is the final frame

of the current incoming message; and, a buffer -status detection function that: each time that the address pointer is incremented, retrieves the incremented address pointer value, retrieves the message buffer size value from the at least one buffer size register

associated with the designated receive message object, and decodes the retrieved message buffer size value into a buffer - size mask

comprised of a plurality x of bits, where x is equal to a
prescribed

number of allowable buffer sizes, and wherein y bits of the buffer -size mask have a first logic state and the remaining x-y bits have a

second logic state, where 2y equals the retrieved message buffer size value, in terms of number of bytes; and, determines a message buffer

-fullness status of the message buffer associated with the designated receive message object using the retrieved incremented address pointer

value and the message buffer -size mask.

20/69,K/4 (Item 4 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0008719942 - Drawing available

WPI ACC NO: 1998-260871/199823

XRPX Acc No: N1998-205698

Graphic system with colour space double buffering function - writes pixel data with predetermined number of bits or with half of predetermined

number of bits into pixel location or moiety of pixel location in frame buffer

Patent Assignee: 3DLABS INC LTD (THRE-N)

Inventor: HUXLEY P

Patent Family (1 patents, 1 countries)
Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 5742796
 A 19980421
 US 1995409748
 A 19950324
 199823
 B

Priority Applications (no., kind, date): US 1995409748 A 19950324

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 5742796 A EN 43 6

Alerting Abstract US A

The graphic system includes one or more processors which receive commands from an input. Based on the received commands, the processors

computes traffic information and writes pixel data into a frame buffer

The processors are programmed in such a way that they write pixel data

with predetermined number of bits into the pixel location of frame buffer

or write, pixel data with half of the predetermined number of bits into

moiety of bits of the pixel location or write pixel data with half or less

than the predetermined number of bits into two moieties of the pixel locations of the frame buffer .

A colour look up unit is provided which operates in two modes. In the first mode, predetermined number of bits from multiple location of frame

buffer is read and display colours are generated. In the second mode, bits

from the moieties are read and accordingly display colours are generated.

USE - In e.g. computer graphics and animation system of frame **buffer** e.g. for workstation, arcade games, high end simulators, and stereoscopic graphics.

ADVANTAGE - Saves memory space. Reduces calculation error.

Title Terms/Index Terms/Additional Words: GRAPHIC; SYSTEM; COLOUR; SPACE;

DOUBLE; BUFFER; FUNCTION; WRITING; PIXEL; DATA; PREDETERMINED;

```
NUMBER
  ; BIT; HALF; LOCATE; MOIETY; FRAME
Class Codes
International Classification (Main): G06F-015/16
US Classification, Issued: 395502000, 395509000, 395519000, 345189000,
  345199000
File Segment: EPI;
DWPI Class: T01
Manual Codes (EPI/S-X): T01-C04D; T01-J10B3B; T01-J12B
Graphic system with colour space double buffering function - ...
... of predetermined number of bits into pixel location or moiety of
pixel
location in frame buffer
Original Titles:
Graphics system with color space double buffering .
 Alerting Abstract ... The graphic system includes one or more
processors
which receive commands from an input. Based on the received commands
the processors computes traffic information and writes pixel data into
frame buffer. The processors are programmed in such a way that they
write pixel data with predetermined number of bits into the pixel
location
of frame buffer or write, pixel data with half of the predetermined
number of bits into a moiety...
...the predetermined number of bits into two moieties of the pixel
locations of the frame buffer .
...two modes. In the first mode, predetermined number of bits from
location of frame buffer is read and display colours are generated.
the second mode, bits from the moieties...
... USE - In e.g., computer graphics and animation system of frame
buffer
e.g. for workstation, arcade games, high end simulators, and
stereoscopic
graphics...
... ADVANTAGE - Saves memory space. Reduces calculation error.
Title Terms.../Index Terms/Additional Words: BUFFER; ...
... FUNCTION ;
Original Publication Data by Authority
```

Original Abstracts:

A graphics subsystem which permits single buffered windows to exist in

a double buffered system. Thus ALL the pixels on the screen are ultimately double buffered, but the single buffered should not appear

to be double buffered. To support the single buffered windows, certain write operations are modified to write the same half-

word of data into both the front and back half-words of an addressed
location. This permits non-double buffered windows to remain correct
when the RAMDAC(TM) is manipulated to swap buffers. >

A graphics system, comprising: one or more processor units connected to receive commands from an input, to perform graphics computations, and

to write pixel data into a frame buffer; said frame buffer having

predetermined number of data bits per pixel; wherein said processor
units

are programmable to selectably perform operations which include
writing

pixel data with said predetermined number of bits into pixel
locations of said frame buffer , orwriting pixel data with half or
fewer

of said predetermined number of bits into a moiety of the bits of pixel

locations of said frame buffer , orwriting pixel data with half or fewer

of said predetermined number of bits identically into two moieties of

the bits of pixel locations of said frame buffer.>

20/69,K/5 (Item 5 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0008313969 - Drawing available WPI ACC NO: 1997-425252/199739

XRPX Acc No: N1997-354191

Non-volatile semiconductor memory apparatus, e.g. flash EEPROM, with page

latch - has latches which support programming and reading of sectors in memory cell array and are accessible to microcontroller

Patent Assignee: INTEGRATED SILICON SOLUTION INC (INTE-N); NEXCOM TECHNOLOGY INC (NEXC-N)

Inventor: BAJWA A A; GANNAGE M E; WONG D K; WONG W K

Patent Family (4 patents, 72 countries)

Patent Application Number Kind Date Number Kind Date Update WO 1997030452 A1 19970821 WO 1997US1567 A 19970214 199739 В AU 199719527 Α 19970902 AU 199719527 A 19970214 199751 US 5724303 А 19980303 US 1996601963 A 19960215 199816 E US 5862099 Α 19990119 US 1996601963 A 19960215 199911 US 1997939785 A 19970929

Priority Applications (no., kind, date): US 1997939785 A 19970929; US 1996601963 A 19960215

Patent Details

Number Kind Lan Pg Dwg Filing Notes

WO 1997030452 A1 EN 15 4

National Designated States, Original: AL AM AT AU AZ BA BB BG BR BY CA

CN CU CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LC LK LR LS

LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM ȚR TT UA

UG UZ VN

Regional Designated States, Original: AT BE CH DE DK EA ES FI FR GB GR IE

IT KE LS LU MC MW NL OA PT SD SE SZ UG

AU 199719527 A EN Based on OPI patent WO 1997030452
US 5724303 A EN 10 4
US 5862099 A EN Continuation of application US

1996601963 Continuation of patent US 5724303

Alerting Abstract WO Al

The apparatus includes several page latches and a memory array. Each

latch can be loaded and read through a data node coupled to it. The memory

array has several cells coupled in groups to respective column lines. The column lines are coupled to the page latches. Each of the page latches is a single stage. Alternatively, each of the page latches includes

a master stage and a slave stage. Each of the master stages can be loaded

and written to through a data node coupled to it. Each of the slave nodes

can be loaded from a respective master stage and read through a data node.

USE/ADVANTAGE - For use in e.g. micro-controller where use of
external

SRAM is not desired. Supports functions normally supported by SRAM, e.g.

SRAM scratch pad. Increased speed in read-modify, write operation.

Title Terms/Index Terms/Additional Words: NON; VOLATILE; SEMICONDUCTOR;
 MEMORY; APPARATUS; FLASH; EEPROM; PAGE; LATCH; SUPPORT; PROGRAM;
READ;

SECTOR; CELL; ARRAY; ACCESS

Class Codes

International Classification (Main): G11C-007/00
US Classification, Issued: 365238500, 365185230, 365189050, 365230080,
 365238500, 365185230, 365189050

File Segment: EPI;
DWPI Class: U13; U14

Manual Codes (EPI/S-X): U13-C04B2; U14-A03B7; U14-A07; U14-A08

Non-volatile semiconductor memory apparatus, e.g. flash EEPROM, with page

latch...

...has latches which support programming and reading of sectors in memory

cell array and are accessible to microcontroller

Original Titles:

Non-volatile programmable memory having an SRAM capability...

...Non-volatile programmable memory having a buffering capability and method of operation thereof...

Alerting Abstract ... The apparatus includes several page latches and

memory array. Each latch can be loaded and read through a data node coupled to it. The memory array has several cells coupled in groups to

respective column lines...

...use in e.g. micro-controller where use of external SRAM is not desired.

Supports functions normally supported by SRAM, e.g. SRAM scratch pad. Increased speed in read-modify, write operation.

Title Terms.../Index Terms/Additional Words: MEMORY ; ...

... PROGRAM ;

Original Publication Data by Authority

Original Abstracts:

A computer system includes a computing device such as a microcontroller

and

a memory device. The memory device is illustratively a serial device

connected to the serail port of the microcontrollerThe memory device includes a page latch load circuit which provides serial I/O to the microcontroller and transfers I/O...

...to/from the page latches. Page latches are connected over many bit lines

to a memory cell array. The page latches not only supports programming

and reading of sectors in the memory cell array, but also provides

or more of the following functions: directly accessable to the microcontroller as an SRAM scratch pad, directly loadable from the memory

cell array to facilitate single byte "read-modify - write " operations,

and loadable during programming operations to support real time applications...

...A computer system includes a computing device such as a microcontroller

and a memory device. The memory device is illustratively a serial device connected to the serial port of the microcontroller. The memory

device includes a page latch load circuit which provides serial I/O

the microcontroller and transfers I/O bits in a predetermined order to/from

the page latches. Page latches are connected over many bit lines to a memory cell array. The page latches not only supports programming and

reading of sectors in the memory cell array, but also provides one or more of the following functions: directly accessible to the microcontroller as an SRAM scratch pad, directly loadable from the memory cell array to facilitate single byte "read-modify - write" operations, and loadable during programming operations to support real

time applications...

...A memory device comprising a page latch load circuit (122) which provides serial I/O to the microcontroller (110) and transfers I/O bits

in a predetermined order to/from the page latches (124). Page latches (124)

are connected over many bit lines to a memory cell array (126). The page

latches (124) not only support programming and reading of sectors in the

memory cell array (126), but also provide one or more of the following
functions : directly accessible to the microcontroller as an SRAM
scratch

pad, directly loadable from the memory cell array to facilitate
single

byte "read- modify - write " operations, and loadable during programming

operations to support real time applications.
Claims:

A non-volatile programmable memory integrated circuit comprising:a

plurality of data input/output ("I/O") nodes; a plurality of page latches...

...bit lines respectively coupled to the page latches; a plurality of word

lines; anda memory array having a plurality of non-volatile erasable-programmable memory cells coupled to respective pairs of the word lines and bit lines.

. . .

...A memory integrated circuit responsive to externally furnished memory

addresses for storing or furnishing data, comprising:a memory array having a plurality of non-volatile erasable-programmable memory cells selectively accessible in groups of a common size based on

the memory addresses; a high voltage circuit coupled to the memory

array; anda first buffer having at least a number of storage positions corresponding to the size of the groups, the storage positions

being loadable and readable externally of the memory independently of

the memory array and available internally to the memory for transferring data to the memory array.

20/69,K/6 (Item 6 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0008183483 - Drawing available

WPI ACC NO: 1997-286424/199726

XRPX Acc No: N1997-237141

Character generator used for generating multi-lingual text sequences - performs expansion and reduction and rotary processing on selected component data to be synthesised subsequently

Patent Assignee: SHARP KK (SHAF)

Inventor: FUJISAWA M; HASEGAWA S; IMAKI Y; IMASHIRO Y; ITO A; ITO M; KONYA

M; SHIGI Y; SHIKI Y

Patent Family (8 patents, 5 countries)

Patent App			plication						
Number		Kind	Date	Date Number		Kind	Date	Update	
J	P 9106271	A	19970422	JP	1995265263	А	19951013	199726	В
T	W 322552	A	19971211	TW	1996111785	А	19960926	199813	E
K	R 1997022948	A	19970530	KR	199645587	A	19961012	199823	E
U	S 577 1035	A	19980623	US	1996729427	А	19961011	199832	E
K	R 227585	В1	19991101	KR	199645587	А	19961012	200110	E
C	N 1157979	A	19970827	CN	1996122844	А	19961011	200140	E
J	P 3344188	В2	20021111	JP	1995265263	А	19951013	200280	E
C	N 1099096	С	20030115	CN	1996122844	А	19961011	200 532	E
Priority Applications (no., kind, date): JP 1995265263 A 19951013							,		

Patent Details

Number	Kind	Lan	Рg	Dwg	Filing Notes	
JP 9106271	A	JA	16	34		
TW 322552	A	ZH				
JP 3344188	B2	JA	15		Previously issued patent	JΡ
09106271						

Alerting Abstract JP A

The character generator has a character data memory (19) in which standard character data and the style of the text are stored. The component

data for assembly is stored in the component data memory (20). The test

style attribute memory is referred by the style recognition unit based on

the text style code and character code input through a keyboard (11).

The angle of the stroke is obtained corresponding to the length of the processing element.

Then the text style attribute memory is referred to and the expansion,

reduction and rotary processing are performed on selected component data.

The data synthesis module (26) forms the character data obtained by combining the selected components.

ADVANTAGE - Realizes multiple text style. Imports natural impression. Prevents interference between stroke and data components. Performs reduction processing suitable for selected character length.

Title Terms/Index Terms/Additional Words: CHARACTER; GENERATOR;
GENERATE;

MULTI; LINGUAL; TEXT; SEQUENCE; PERFORMANCE; EXPAND; REDUCE; ROTATING;

PROCESS; SELECT; COMPONENT; DATA; SYNTHESIS; SUBSEQUENT

Class Codes

International Classification (Main): G06F-017/21, G09G-005/22, G09G-005/24,

G09G-005/28

(Additional/Secondary): B41J-005/44

US Classification, Issued: 345143000, 345142000, 345471000

File Segment: EngPI; EPI;
DWPI Class: T01; P75; P85

Manual Codes (EPI/S-X): T01-J10B2; T01-J10C

Alerting Abstract ... The character generator has a character data memory .

(19) in which standard character data and the style of the text are stored. The component data for assembly is stored in the component data memory (20). The test style attribute memory is referred by the style

recognition unit based on the text style code and character code input

through a keyboard (11). The angle of the stroke is obtained corresponding to the...

...Then the text style attribute memory is referred to and the expansion,

reduction and rotary processing are performed on selected component...

Original Publication Data by Authority

Original Abstracts:

...process-target element belongs, by referring to a font attribute storage

based on a font code and character number specified from a keyboard. A

paste component data modifier performs scaling up/ down processing
and

rotation processing with the selected paste component data by referring
to

the font...

Claims:

- ...a shape of the target portion, the character generation device comprising:font attribute storage for **storing** font attributes **including**
- a font code indicative of a font, a font name, a basic font
 code

indicating a font that serves as a basis of the pertinent font, a
component code indicating a component to be used for generation of
the

font, and modification information for generating the
font; character

data storage for storing character data representing the shape of a character in the basic font; component data storage...

...character in the basic font based on the read-out character data; a component data modifier for reading out, from the component data storage,

component data to be used for the generation of the new font specified

from the input section with reference to the font attributes, and modifying the read-out component data based on the shape of the target portion so that size and disposition of the component to be used matches

the shape of the target portion; anda data synthesizer for generating

'character data of a character in the specified...

...data of the basic font read out by the shape recognizer and the component data modified by the component data modifier.>

20/69,K/7 (Item 7 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007807996 - Drawing available WPI ACC NO: 1996-435879/199644

XRPX Acc No: N1996-367282

Packet switched cache coherent multiprocessor system - includes
module

which interconnects main memory and sub-systems in accordance with interconnect control signal received from system controller

Patent Assignee: SUN MICROSYSTEMS INC (SUNM)

Inventor: COFFIN L F; EBRAHIM Z; KOHN L; LESLIE K; NISHTALA S; NORMOYLE
K;

VAN L W C; VAN LOO W C

Patent Family (5 patents, 7 countries)

Patent			Application				•
Number	Kind	Date	Number	Kind	Date	Update	
EP 735486	A1	19961002	EP 1996302150	A	19960328	199644	В
JP 9101943	A	19970415	JP 199678714	A	19960401	199725	E
US 5634068	A	19970527	US 1995415175	А	19950331	1997 27	E
EP 735486	В1	20030625	EP 1996302150	A	19960328	200349	E
DE 69628778	E	20030731	DE 69628778	A	19960328	200357	E
			EP 1996302150	. А	19960328		

Priority Applications (no., kind, date): EP 1996302150 A 19960328; US 1995415175 A 19950331

Patent Details

Number Kind Lan Pg Dwg Filing Notes

EP 735486 A1 EN 88 18

Regional Designated States, Original: DE FR GB IT NL SE

JP 9101943 A JA 87 US 5634068 A EN 70 18

EP 735486 B1 EN

Regional Designated States, Original: DE FR GB IT NL SE

DE 69628778 E DE Application EP 1996302150

Based on OPI patent EP 735486

Alerting Abstract EP A1

The system has a number of sub-systems and a main memory coupled to

system controller. A data-path interconnects the main memory and the sub-systems in accordance with interconnect control signals received from

the system controller. A number of the sub-systems have data processor which have respective chance memory that stores multiple blocks of data

and a set of master cache tags (Etags) including one tag for each data

block stored by the cache memory .

The sub-systems include a port that transmits and receives data as data

packets of a fixed size equal in size to each data block. The data

path and each port has a data path width smaller than the data block.

The

processors include a master interface, coupled to the system controller.

ADVANTAGE - Minimises memory access latency to maximise computational throughput.

Title Terms/Index Terms/Additional Words: PACKET; SWITCH; CACHE;
COHERE;

MULTIPROCESSOR; SYSTEM; MODULE; INTERCONNECT; MAIN; MEMORY; SUB; ACCORD

; CONTROL; SIGNAL; RECEIVE

Class Codes

International Classification (Main): G06F-012/08, G06F-013/00, G06F015/163

(Additional/Secondary): G06F-015/16

US Classification, Issued: 395800000, 395468000, 395200150, 364230000, 364241800, 364260000, 364DIG001

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-H03A

Packet switched cache coherent multiprocessor system...

...includes module which interconnects main memory and sub-systems in accordance with interconnect control signal received from system controller

Original Titles:

Paketvermitteltes cachekohaerentes Multiprozessorsystem...

- ...Packet switched cache coherent multiprocessor system...
- ...Paketvermitteltes cachekoharentes Multiprozessorsystem...
- ...Packet switched cache coherent multiprocessor system...
- ...PACKET EXCHANGE-TYPE CACHE COHERENT MULTI-PROCESSOR SYSTEM...
- ... Packet switched cache coherent multiprocessor system.

Alerting Abstract ... The system has a number of sub-systems and a main

memory coupled to a system controller. A data-path interconnects the main

memory and the sub-systems in accordance with interconnect control
signals

received from the system controller. A number of the sub-systems have data

processor which have respective chance memory that stores multiple
blocks

of data and a set of master cache tags (Etags) including one tag for each

data block stored by the cache memory .

...systems include a port that transmits and receives data as data packets

of a fixed size equal in size to each data block. The data path and

each port has a data path width...

...ADVANTAGE - Minimises memory access latency to maximise computational throughput.

Title Terms.../Index Terms/Additional Words: CACHE; ...

... MEMORY ;

Original Publication Data by Authority

Original Abstracts:

A multiprocessor computer system has a multiplicity of sub-systems and a

main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with interconnect control signals received from the system controller. All of

the sub-systems include a port that transmits and receives data as data packets of a fixed size . At least two of the sub-systems are

data processors, each having a respective cache memory and a respective set of master cache tags (Etags), including one cache

tag for each data block stored by the cache memory . The system controller maintains a set of duplicate cache tags (Dtags) for each

of the data processors. The data processors each include master cache logic for updating the master cache tags, while the system controller

includes logic for updating the duplicate cache tags. Memory
transaction

request logic simultaneously looks up the second cache tag in each

of the sets of duplicate cache tags corresponding to the memory transaction request. It then determines which one of the cache memories and main memory to couple to the requesting data processor

based on the second cache states and the address tags stored in the corresponding second cache tags. Duplicate cache update logic simultaneously updates all of the corresponding second cache tags in

accordance with predefined cache tag update criteria.

. . .

...A multiprocessor computer system has a multiplicity of sub-systems and a

main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with

interconnect control signals received from the system controller. All of

the sub-systems include a port that transmits and receives data as data packets of a fixed size . At least two of the sub-systems are data

processors , each having a respective cache memory and a respective

set of master cache tags (Etags), including one cache tag for each

data block stored by the cache memory . The system controller
maintains

a set of duplicate cache tags (Dtags) for each of the data processors.

The data processors each include master cache logic for updating the master cache tags, while the system controller includes logic for updating the duplicate cache tags. Memory transaction request logic

simultaneously looks up the second cache tag in each of the sets of duplicate cache tags corresponding to the memory transaction request.

It then determines which one of the cache memories and main memory

to couple to the requesting data processor based on the second cache states and the address tags stored in the corresponding second cache tags. Duplicate cache update logic simultaneously updates all of

the corresponding second cache tags in accordance with predefined cache tag update criteria. > Claims:

...a system controller;</br>
 a multiplicity of sub-systems coupled to the

system controller;</pr> a main memory coupled to said system
controller; and a datapath , coupled to said system controller,
interconnecting said main memory and said sub-systems in accordance
with

interconnect control signals received from said system
controller;

a plurality of said sub-systems comprising data processors, at least one of

said data processors having a respective cache memory that stores multiple blocks of data and a set of master cache tags (Etags), including one Etag for each data block stored by said cache memory;</br>
;</br>
 at least one of said sub-systems including a port that transmits and receives data as data packets of a fixed size equal

in size to said each data block; said datapath and each said port having a datapath width smaller than said each data block; </br>

at least one of said data processors including a master interface,

coupled to said system controller, for sending memory transaction requests to said system controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other ones of said data processors;</br>

system controller including memory transaction request logic for processing each said memory transaction request by a requesting one

of

said data processors , for determining which one of said cache
memories

and main memory to couple to the requesting data processor, for sending

corresponding interconnect control signals to said datapath so as to

couple the requesting data processor to said determined one of said
cache

memories and main memory, and for sending a reply message to said requesting data processor to prompt said requesting data processor to

transmit/receive one data packet to/from said determined one of said
cache

memories and main memory .

...wobei mehrere der Subsysteme Datenprozessoren (102) umfassen, und wobei

mindestens einer der Datenprozessoren einen entsprechenden Cache - Speicher

(130) hat, in dem mehrere Datenblocke und ein Satz Master- Cache -Tags (132) gespeichert werden, die fiir jeden im Cache -Speicher gespeicherten

Datenblock ein Master- Cache -Tag beinhalten,</br> wobei zumindest eines

der Subsysteme einen Port (104) umfasst, der Daten in Form von Datenpaketen einer festgelegten Grosse ubertragt und empfangt, wobei die

Grosse der Datenpakete der Grosse der genannten mehreren Datenblocken

entspricht, und wobei der Datenweg und jeder der Ports eine
Datenwegbreite
haben, die...

...umfasst, uber das Speichertransaktionsanforderungen an den System-Controller verschickt und entsprechend den Speichertransaktionsanforderungen anderer Datenprozessoren Cache-Zugriffsanforderungen vom System-Controller empfangen werden,</br>

der System-Controller (110) eine Speichertransaktionsanforderungslogik beinhaltet, die...

...Speichertransaktionsanforderung eines anfordernden Datenprozessors (102)

verarbeitet wird, dass sie bestimmt, welcher aus der Menge der Cache
-Speicher (130) und des Hauptspeichers (108) mit dem anfordernden
Datenprozessor verbunden werden soll, dass sie entsprechende
Verbindungs-Steuersignale an den Datenweg verschickt, so dass der
anfordernde Datenprozessor mit dem bestimmten Cache -Speicher oder dem
Hauptspeicher verbunden wird, und dass sie eine Antwortnachricht an
den

anfordernden Datenprozessor verschickt, durch die der anfordernde Datenprozessordazu aufgefordert wird, ein Datenpaket an den bestimmten Cache -Speicher oder den Hauptspeicher zu ubertragen oder von diesen empfangen,</br> wobei der System-Controller (110) fur jeden der Datenprozessoren (102) einen Cache -Tag-Zweitsatz (134) beinhaltet, wobei

der Cache -Tag-Zweitsatz fur jeden Datenprozessor eine gleiche Anzahl
duplizierter Cache -Tags umfasst wie der entsprechende Satz von
Master-

Cache -Tags (132),</br> wobei jedes Master- Cache -Tag einen Master-Cache -Tag- Cache -Zustand und ein Adress-Tag bezeichnet, und die den

jeweiligen Master- Cache - Tags entsprechenden duplizierten Cache - Tags einen Zustand des duplizierten Cache - Tags und das gleiche Adress- Tag

-Tags beinhaltet, durch die die duplizierten Cache -Tags so aktualisiert

werden , dass in den duplizierten Cache -Tags Zustande der duplizierten

Cache - Tags und Adress-Tags gespeichert werden, die den in den Master-

Cache - Tags gespeicherten Master - Cache - Tag - Zustanden und Adress - Tags

entsprechen, und wobei die SpeichertransaktionsAnforderungslogik

eine Logik fur das Prufen der duplizierten Cache -Tags umfasst, die zeitgleich die duplizierten Cache -Tags in jedem der den Speichertransaktionsanforderungen entsprechenden duplizierten Cache -Indizes liest und aufgrund der in den entsprechenden duplizierten Cache

- Tags gespeicherten Zustande der duplizierten Cache - Tags und Adress-Tags bestimmt, welcher aus der Menge der Cache - Speicher (130) und

des Hauptspeichers (108) mit dem anfordernden Datenprozessor verbunden

werden soll, sowie eine Logik fur das Aktualisieren der duplizierten Cache -Tags, durch die zeitgleich alle entsprechenden duplizierten Cache -

Tags gemass den vorab definierten Cache - Tag - Aktualisierungskriterien

so konfiguriert ist , dass</br> entweder der Master- Cache -Tag-Zustand

aus dem Zustandsmuster, das im Wesentlichen aus den Zustanden Exklusiv und

Modifiziert (M), Gemeinsam und Modifiziert (O), Exklusiv und Nicht Modifiziert (E), Gemeinsam und Nicht Modifiziert (S) und Ungultig (I) besteht, ausgewahlt wird, und der Zustand des duplizierten Cache - Tags

aus dem Zustandsmuster, das im Wesentlichen aus Exklusiv und Modifiziert

- (M), Gemeinsam und Modifiziert (O), Gemeinsam und Nicht Modifiziert
- (S) und Ungultig (I) besteht, ausgewahlt wird, oder</br>

Hauptspeicher (108) ein reflektierender Speicher ist, und der Master-

Cache -Tag- Zustand aus dem Zustandsmuster ausgewahlt wird, das im Wesentlichen aus Exklusiv und Modifiziert (M), Exklusiv und Nicht Modifiziert (E), Gemeinsam und Nicht Modifiziert (S) und Ungultig (I)

besteht, und der Zustand des duplizierten Cache -Tags aus dem Zustandsmuster ausgewahlt wird, das im Wesentlichen aus Exklusiv und Modifiziert (M), Gemeinsam und Nicht Modifiziert (S) und Ungultig (I)

besteht, </br>
 dass der in den duplizierten Cache -Tags gespeicherte Zustand des duplizierten Cache -Tags nie den Zustand Exklusiv und Nicht

Modifiziert (E) anzeigt , und dass,</br> wenn jeder Datenprozessor (102) Daten modifiziert , die in seinem Cache -Speicher (130) in einer

Cache -Line gespeichert sind, deren Master- Cache - Tag dadurch vom E-Zustand zum M-Zustand wechselt, der Datenprozessor keine entsprechende

Transaktionsanforderung generiert und das entsprechende duplizierte Cache -Tag unverandert in einem Zustand des duplizierten Cache -Tags verbleibt, der dem M -Zustand gleich ist.

A computer system, comprising:a system controller (110);a multiplicity of sub-systems (102) coupled to the system controller; anda

main memory (108) coupled to said system controller; a datapath (112), coupled to said system controller, interconnecting said main memory and

said sub-systems in accordance with interconnect control signals
received

from said system controller...

...systems comprising data processors (102), at least one of said data processors having a respective cache memory (130) that stores multiple

blocks of data and a set of master cache tags (132), including one master cache tag for each data block stored by said cache memory; at

least one of said sub -systems including a port (104) that transmits and

receives data as data packets of a fixed size equal in size to said

each data block, said data path and each said port having a datapath width

smaller than said each data block; said at least one of said data processors (102) including a master interface (150), coupled to said

system controller, for sending memory transaction requests to said system controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other

ones of said data processors; said system controller (110)
including

memory transaction request logic arranged to process each said memory transaction request by a requesting one of said data processors (102),

determine which one of said cache memories (130) and main memory (108) tocouple to the requesting data processor, to send corresponding interconnect control signals to said datapath so as to couple the requesting data processor to said determined one of said cache memories

and main memory , and to send a reply message to said requesting data processor to prompt said requesting data processor to transmit/receive

one data packet to/from said determined one of said cache memories and main memory; said system controller (110) including a set of duplicate cache tags (134) for each of said data processors (102), said

set of duplicate cache tags for each data processor having an equal number of duplicate cache tags as the corresponding set of master cache tags (132); each master cache tag denoting a master cache tag

cache state and an address tag; the duplicate cache tag
corresponding to

each master cache tag denoting a duplicate cache tag state0 and the

same address tag as the corresponding master cache tag; said data
processors (102) each including master cache logic for updating
said

master cache tags; said system controller (110) including duplicate cache tag cache logic for updating said duplicate cache tags so as to

store in said duplicate cache tags duplicate cache tag states and

address tags corresponding to said master cache tag states and address

tags stored in said master cache tags; andsaid memory transaction request logic including duplicate cache tag inspection logic for simultaneously looking up the duplicate cache tag in each of said duplicate cache indices corresponding to said each memory transaction

request and for determining which one of said cache memories (130)

and main memory (108) to couple to the requesting dataprocessor based

on said duplicate cache tag states and said address tags stored in said corresponding duplicate cache tags, and duplicate cache tag update logic for simultaneously updating all of said corresponding duplicate cache tags in accordance with predefined cache tag update criteria, characterised in that the system is arranged such that:either said master cache tag state is selected from the set of states consisting essentially of Exclusive Modified (M), Shared Modified (O), Exclusive Clean (E), Shared Clean (S), and Invalid (I),

and said duplicate cache tag state is selected from the set of
states

consisting essentially of Exclusive Modified (M), Shared Modified (O), Shared Clean (S), and Invalid (I) or said main memory (108) is a

reflective memory, said master cache tag state is selected from the

set of states consisting essentially of Exclusive Modified (M),
Exclusive Clean (E), Shared Clean (S), and Invalid (I) and said

duplicate

cache tag state is selected from the set of states consisting
essentially of Exclusive Modified (M), Shared Clean (S), and
Invalid

(I); said duplicate cache tag state stored in said duplicate cache tags

never indicates said Exclusive Clean (E) state; andwhen each data processor (102) modifies data stored in its cache memory (130) in

a cache line whose master cache tag thereby transitions from said E

state to said M state, said data processor does not generate a
corresponding transaction request and the corresponding duplicate
cache

tag remains unchanged with a duplicate cache tag state equal to said
M
state.

Systeme d' ordinateur , comprenant :un controleur de systeme

(110); une multiplicite de sous-systemes (102) couples au controleur de

systeme; etune memoire centrale (108) couplee au controleur de systeme; une

voie de donnees (112), couplee au controleur de systeme, interconnectant

la memoire centrale et les sous-systemes conformement a des signaux
de

commande d'interconnexion recus du controleur de systeme; une pluralite des

sous-systemes comprenant des processeurs...

...voie de donnees et chaque port ayant une largeur de voie de donnees inferieure a chaque bloc de donnees; l'au moins un processeur de donnees

(102) incluant une interface principale...

...au processeur de donnees demandeur, pour envoyer vers la voie de donnees

des signaux de commande d'interconnexion correspondants, afin de coupler

le processeur de données demandeur a la memoire determinée...

...de l'ensemble correspondant d'etiquettes d'antememoire principales (132); chaque etiquette d'antememoire principale indiquant un etat d'antememoire d'etiquette d'antememoire principale et une etiquette d'adresse; l...

...etiquette d'antememoire principale est selectionne parmi l'ensemble d'etats consistant fondamentalement en Exclusif Modifie (M), Partage Modifie (O), Exclusif Propre (E), Partage Propre (S), et Invalide (I),

l'etat d'etiquette d'antememoire dupliquee est selectionne parmi

l'ensemble d'etats consistant essentiellement en Exclusif Modifie (M), Partage Modifie (O), Partage Propre (S) et Invalide (I), soitla memoire principale

(108) est une memoire...

...etiquette d'antememoire principale est selectionne parmi l'ensemble d'etats consistant essentiellement en Exclusif Modifie (M), Exclusif Propre (E), Partage Propre (S) et Invalide (I), et l'etat d'etiquette d'antememoire dupliquee est selectionne parmi l'ensemble d'etats consistant

essentiellement en Exclusif Modifie (M), Partage Propre (S) et Invalide

(I); l'etat d'etiquette d'antememoire dupliquee stocke...

...n'indique jamais l'etat Exclusif Propre (E); etlorsque chaque processeur

de donnees (102) modifie les donnees stockees dans son antememoire

(130), dans une ligne d'antememoire dont l'etiquette d'antememoire principale accomplit ainsi une transition de l'etat E vers l'etat M, le processeur de donnees ne genere pas une requete de transaction correspondante, et l'etiquette d'antememoire dupliquee correspondante reste

inchangee, avec un...

...egal a l'etat M.

A computer system, comprising:a system controller;a multiplicity of sub-systems coupled to the system controller; a main memory coupled to said system controller; anda datapath, coupled to said system controller,

interconnecting said main memory and said sub-systems in accordance
with

interconnect control signals received from said system controller ...

...sub-systems comprising data processors, at least one of said data processors having a respective cache memory that stores multiple blocks

of data and a set of master cache tags (Etags), including one Etag for

each data block stored by said cache memory; at least one of said sub-systems including a port that transmits and receives data as data packets of a fixed size equal in size to said each data block; said

datapath and each said port having a datapath width...

...of said data processors including a master interface, coupled to said

system controller, for sending memory transaction requests to said
system

controller and for receiving cache access requests from said system controller corresponding to memory transaction requests by other ones of

said data processors; said system controller including memory transaction request logic for processing each said memory transaction request by a requesting one of said data processors, for determining which

one of said cache memories and main memory to couple to the requesting data processor, for sending corresponding interconnect control signals to said datapath so as to couple the requesting data processor to said determined one of said cache memories and main memory, and for sending a reply message to said requesting data

processor ·

to prompt said requesting data processor to transmit/receive one data packet to /from said determined one of said cache memories and main

memory. >

20/69,K/8 (Item 8 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007339785 - Drawing available WPI ACC NO: 1995-403738/199551 Related WPI Acc No: 1998-556676

XRPX Acc No: N1995-292371

Information space image multi-view display method - involves presenting image in viewing operation area with mapping of model data items giving first and second display objects

Patent Assignee: XEROX CORP (XERO)

Inventor: DEROSE A; STONE M C

Patent Family (1 patents, 1 countries)

Patent Application

 Number
 Kind
 Date
 Number
 Kind
 Date
 Update

 US 5467441
 A 19951114
 US 199396131
 A 19930721
 199551
 B

 US 1994320975
 A 19941006

Priority Applications (no., kind, date): US 199396131 A 19930721; US 1994320975 A 19941006

Patent Details

Number Kind Lan Pg Dwg Filing Notes

US 5467441 A EN 76 69 Continuation of application US 199396131

Alerting Abstract US A

The method involves presenting a first image including a display object.

produced from a model structure representing a first view of the information space. The CPU presents a viewing operation area in the display

area. The CPU produces a second image representing a second view of the information space. The operation uses the present viewing position of the

viewing operation region to obtain the first model data item in the model

data structure.

The viewing operation further maps the first model data item to the first

and to a second display object not included in the first image segment. The

second image therefore includes the first and second display objects.
The

CPU presents the second image in the viewing operation region so that it

overlays and replaces the first image segment. The second image is of the

same dimensions as the first and is displayed at the same time. It includes

the second display object representing information added to the information

space.

ADVANTAGE - Allows creation of spatially and temporally bounded changes

to data structure to give whit-if scenarios using original

image.Provides

clear view of complex model allowing easy data manipulation.

Title Terms/Index Terms/Additional Words: INFORMATION; SPACE; IMAGE;
DISPLAY; METHOD; PRESENT; VIEW; OPERATE; AREA; MAP; MODEL; DATA;
ITEM;

FIRST; SECOND; OBJECT

Class Codes

International Classification (Main): G06F-015/62

US Classification, Issued: 395133000

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-F07; T01-J10C4

Original Publication Data by Authority

Original Abstracts:

...spatial context of the first image. The method is implemented as an enhancement to the functionality of an application program, such as

graphical object editor. The user requests the display of a viewing operation region (VOR) coextensively with...

...of the object-based model data structure that produced the image to produce a second modified view of the portion of the image coextensively positioned with the VOR, displaying the second, modified view in the VOR. Since the operation on the model data structure is made

to a copy of the...

...image before actually applying the changes to the model using the application. Presenting the second, modified image only in the spatial

context of the first image provides contextual feedback to the user.
The

method may...

Claims:

...image definition data defining images for presentation in the display

area of the display; and memory for storing data; the data
stored

in the memory including instruction data indicating instructions the processor executes and a model data structure indicating information included in the information space; the processor further being connected for accessing the data stored in the memory; the

method comprising: operating the processor to present a first image in
a

present image position in...

...overlays and replaces the first image segment in the display area; the

second image having size and shape dimensions substantially
identical

to size and shape dimensions of the viewing operation region, and

being displayed substantially at the same time as...

20/69,K/9 (Item 9 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007163381 - Drawing available WPI ACC NO: 1995-202076/199527

XRPX Acc No: N1995-158737

Conditional memory store from register pair - stores data in memory

at

addressable memory locations, several data registers, and status

register

storing one status bit and arithmetic logic unit having operand inputs and

output coupled to data registers

Patent Assignee: TEXAS INSTR INC (TEXI)

Inventor: BALMER K; GUTTAG K M; KEITH B; POLAND S W

Patent Family (8 patents, 7 countries)

Pat	ent			Application				
Number		Kind	Date	Number .	Kind	Date	Update	
EP	656584	A1	19950607	EP 1994308832	A	19941130	199527	В
JP	7271969	A	19951020	JP 1994296705	· · A	19941130	199551	E
US	569 6959	A	19971209	US 1993160118	A	19931130	199804	E
				US 1995478129	A	19950607		
US	6058473	A	20000502	US 1993160118	A	19931130	200029	E
US	6173394	В1	20010109	US 199316011 8	Α	19931130	200104	E
				US 1999372470	А	19990811		
ΕP	6 56584	В1	20011004	EP 1994308832	Α	19941130	200158	E
DE	69428499	E	20011108	DE 69428499	Α	19941130	200174	E
	•			EP 1994308832	A	19941130		
KR	348951	В	20030124	KR 143432080	A	19941130	200339	E

Priority Applications (no., kind, date): US 1999372470 A 19990811; US 1995478129 A 19950607; EP 1994308832 A 19941130; US 1993160118 A 19931130

Patent Details

Number Kind Lan Pg Dwg Filing Notes **EP 656584** A1 EN 86 19 Regional Designated States, Original: DE FR GB IT NL JP 7271969 Α JA 75 1 US 5696959 Α EN 132 56 Continuation of application US 1993160118 US 6173394 B1 EN 7 Tivision of application US 1993160118

Division of patent US 6058473

EP 656584 B1 EN

Regional Designated States, Original: DE FR GB IT NL

DE 69428499 E DE Application EP 1994308832

Based on OPI patent EP 656584

KR 348951 B KO Previously issued patent KR

95015071

Alerting Abstract EP Al

The data processing apparatus includes memory , data registers, status

register, and arithmetic logic unit (230) coupled to data registers. An instruction logic circuit is connected to the addressing circuit and the

data circuit, which controls the addressing circuit and the data circuit in

response to a received instruction .

The logic circuit (250) controls the addressing circuit (120) and the data circuit to store data in the first register into a specified address

in the memory, if a selected status bit has a first state storing the data in a second register associated with the first, and into the specified address in the memory if the selected status bit has a second

state in response to a register pair conditional store instruction .

Title Terms/Index Terms/Additional Words: CONDITION; MEMORY; STORAGE; REGISTER; PAIR; DATA; ADDRESS; LOCATE; STATUS; ONE; BIT; ARITHMETIC; LOGIC; UNIT; OPERAND; INPUT; OUTPUT; COUPLE

Class Codes

International Classification (Main): G06F-009/00, G06F-009/308,
 G06F-009/312, G06F-009/318, G06T-001/60

US Classification, Issued: 395595000, 395800000, 395566000, 712225000, 712226000, 712234000, 712226000, 7122211000, 712224000, 708525000

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-F03A; T01-J10C5

Conditional memory store from register pair...

...stores data in memory at addressable memory locations, several data registers, and status register storing one status bit and arithmetic logic unit...

Original Titles:

- ... Conditional memory store from a register pair...
- ...Conditional memory store from a register pair...
- ...DEVICE FOR CONDITIONALLY STORING DATA FROM REGISTER PAIR TO MEMORY
- ... Memory store from a selected one of a register pair conditional upon the state of a...
- ... Memory store from a register pair conditional upon a selected status bit...
- ... Instruction having bit field designating status bits protected from modification corresponding to arithmetic logic unit result.

Alerting Abstract ... The data processing apparatus includes memory , data registers, status register, and arithmetic logic unit (230) coupled to

data registers. An instruction logic circuit is connected to the addressing circuit and the data circuit, which controls the addressing circuit and the data circuit in response to a received instruction.

...circuit (120) and the data circuit to store data in the first register

into a specified address in the memory , if a selected status bit
has a

first state storing the data in a second register associated with the first, and into the specified address in the memory if the selected status bit has a second state in response to a register pair conditional

store instruction .

Title Terms.../Index Terms/Additional Words: MEMORY;

Original Publication Data by Authority

Original Abstracts:

A memory store operation comes from one of a pair of registers selected

by an arithmetic logic unit condition. An instruction logic circuit (250,

660) controls an addressing circuit (120) to store data in a first register into memory if a selected status bit has a first state and to

store data in a second register associated with the first register into memory if the selected status bit has a second state in response to a

register pair conditional store instruction. The bits may indicate

negative output of the arithmetic logic unit (230), a carry out signal, an

overflow, or a zero output. The register pair conditional store instruction designates a particular one of the status bits to control

the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the register number. Thus memory store is from the first register if the status bit is "1" and is from the second register if the status bit is "0".

In a further embodiment the regist pair conditional write instruction

is conditional. The write operation abouts if the designated condition is

true. In the preferred embodiment of this invention, the arithmetic logic

unit (230), the status register (211), the data registers (200) and the instruction decode logic (250, 650) and combodied in at least one digital

image/graphics processor (71) as a part of...

- ...A memory store operation comes from one of a pair of registers selected by an arithmetic logic unit condition. An instruction logic circuit (250, 660) controls an addressing circuit (120) to store data in
- a first register into memory if a selected status bit has a first state
- and to store data in a second register associated with the first register
- into memory if the selected status bit has a second state in response
- to a register pair conditional store instruction . The bits may indicate a
- negative output of the arithmetic logic unit (230), a carry out signal,
- an overflow, or a zero output. The register pair conditional store instruction designates a particular one of the status bits to control
- the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the
- register number. Thus memory store is from the first register if the status bit is "1" and is from the second register if the status bit is "0". In a further embodiment the register pair conditional write instruction is conditional. The write operation aborts if the designated
- condition is true. In the preferred embodiment of this invention, the arithmetic logic unit (230), the status register (210), the data registers
- (200) and the instruction decode logic (250, 660) are embodied in at least one digital image/graphics production (71) as a part of a multiprocessor formed in a...
- ...A memory store operation comes from one of a pair of registers selected by an arithmetic logic unit condition. An instruction logic circuit (250, 660) controls an addressing circuit (120) to store data in
- a first register into memory if a selected status bit has a first state
- and to store data in a second register appociated with the first register
- into memory if the selected status hit has a second state in response
- to a register pair conditional strip anotheriton. The bits may indicate a
- negative output of the arithmetic logic unit (230), a carry out signal,
- an overflow, or a zero output. The regimer pair conditional store instruction designates a particular case in the status bits to control the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the
- register number. Thus memory stole is from the first register if the status bit is "1" and is from the second register if the status bit is
- "0". In a further embodiment the register pair conditional write instruction is conditional. The write meration aborts if the designated

condition is true. In the preferred embodiment of this invention, the arithmetic logic unit (230), the status register (210), the data registers

(200) and the instruction decode logic (250, 660) are embodied in at least one digital image/graphics processor (71) as a part of a multiprocessor formed in a single...

... of the result generated by the current arithmetic logic unit operation.

A status bit protect instruction type permits selection of status bits

protected from modification corresponding to the current arithmetic logic unit result. This status has protect instruction preferably includes individual protect bit corresponding to each status bit. If a

protect bit has a first digital state, then the corresponding status
bit

may be modified corresponding to the current arithmetic logic unit result. If the protect bit has a second apposite digital state, then the

corresponding status bit is protected from modification according to the

arithmetic logic unit results.

Claims:

. . .

1. A data processing apparatus comprising: a memory storing data at addressable memory locations; an addressing circuit generating memory

addresses for data accesses to said memory; a data circuit including

a plurality of data registers, a status register storing at least one status...

...having operand inputs and an output coupled to said plurality of data

registers; and an instruction losic circuit connected to said addressing circuit and said data circuit, said instruction logic circuit

controlling said addressing circuit and said data circuit in response to a

received instruction, said instruction logic circuit controlling said

addressing circuit and said data circui to store data in a first register

into a specified address in said memory if a status bit
selected

from said at least one status bit has a first state and to store data in a

second register associated with said first register into said
specified

address in said memory if a status but selected from said at least

one status bit has a second state in response to a register pair conditional store instruction .

...250, 245) ferner so ausgestalter ist, it is das Statusregister (210) so

gesteuert wird, dass eine Modifikation der bestimmten dermehreren Statusbits verhindert wird, die in dem Feld des bedingten Registerpaar-Speicherbefehls angegeben sind...

...A data processing apparatus including a memory (20) storing data at

addressable memory locations, an addressing circuit (120) generating memory addresses for data accesses to said memory, a data circuit including a plurality of data registers (200), each storing a predetermined number of data bits, an arithmetic logic unit (230) having

operand inputs and an output coupled to said plurality...

...in accordance with the status of a prior result of said arithmetic logic

unit and instruction logic circuit (250,045) connected to said addressing

circuit and said data circuit, sai: instruction logic circuit controlling said addressing circuit and said data circuit in response to a

received instruction; said instruction logic circuit (250,245) being arranged to control said addressing circuit (120) and said data registers

(200) to store said predetermined number of data bits stored in a first

data register into a specified address in said memory if a status bit

stored in said status register (210) selected from said plurality of status bits has a first state and to state said predetermined number of

data bits stored in a second data registur associated with said first data

register into said specified achies in said memory if said selected

status bit stored in said status register (210) has a second state in response to a register pair confidental store instruction, wherein said

register pair conditional store insuraction includes a field of a

plurality of bits ("N C V Z" Figure 12) designating whether particular

ones of said plurality of status bits are protected from being set

corresponding to said result of said arithmatic logic unit; and said instruction logic circuit (250,240) is a uniher arranged to control said

status register (210) to provent midification of said particular ones of

said plurality of status bits o might said in said field of said
register

pair conditional store instruction.

...Dispositif de traitement de don des incluant une memoire (20)
memorisant des données en des emplacements de memoire adressables, un
circuit d'adressage (120) produisant des l'asses de memoire pour des

acces

de donnees a ladite memoire, un circuit le donnees comprenant une pluralite de registres de donnees (200), dont chacun memorise un nombre

predetermine de bits de données, une unité arithmetique et logique
(230)

comportant des entrees d'operander et une sortie couplee a ladite pluralite

de registres de donnees, un registre d'état (210) memorisant une pluralite de bits d'état positionnes en fonction de l'état d'un resultat

anterieur de ladite unite arithme ique et logique et un circuit logique d'

instructions (250, 245) connecte audit fircuit d'adressage et audit circuit de donnees, ledit circuit logique d'instructions commandant ledit

circuit d'adressage et ledit circuit le lonnes en reponse a une instruction recue; ledit circuit logique d'instructions (250, 245) etant

agence de maniere a commander ledit circuit d'adressage (120) et lesdits

registres de données (200) pour memoriser ledit nombre predetermine de

bits de données memorises dans un premier registre de données, a une

adresse specifiee dans ladite mem 're si un bit d'etat memorise dans ledit registre d'etat (210) sele mich. partir de ladite pluralite de

bits d'etats possede un premier et t et pair memoriser ledit nombre predetermine de bits de données a morises dans un second registre de

donnees associe audit premier registie de donnees, a ladite adresse specifiee dans ladite memoire si leant bit d'etat selectionne memorise

dans ledit registre d'etat (210) posse le un second etat en reponse a une

instruction de memorisation conditionnelle dans une paire de registres, dans lequel ladite ins suchies de memorisation conditionnelle

dans une paire de registres com une une me comprenant une pluralite de

bits ("N C V Z", figure 18) ind pant of des bits particuliers de ladite pluralite de bits d'et ut a contrat vis vis -a-vis d'un positionnement correspond auxdit: 15:12.000 de ladite unite arithmetique et

logique; etledit circuit logique : instructions (250, 245) est en

agence de maniere a commander ledit regittre d'état (210) pour empecher une

modification desdits bits particuliers faisant partie de ladite pluralite

de bits d'etat designe dans ladite veno de ladite instruction de memorisation conditionnelle dans de paire de registres.

A data processing apparatus of most in the memory storing data at addressable memory locations; and the constitution generating memory addresses for data accesses to the constitution of the constitution of

data

register file including a plurality of data registers, each of said plurality of data registers storing a predetermined number of data bits, an arithmetic logic unit having operand inputs and an output coupled to said plurality of data registers, said arithmetic logic unit

generating at least one status bit prresponding to said output, and status register connected to said rithmutic logic unit for storing said

at least one type of status vit; amim instruction logic circuit

connected to said addressing direction and said data circuit, said instruction logic circuit controlling said addressing circuit and said data circuit in response to a received instruction, said instruction logic circuit controlling said addressing circuit and said data circuit to

store said predetermined number of data bits stored in a first data

register into a specified address in said memory if a status bit selected from said at least one type of status bit has a first state and

to store said predetermined number of data bits stored in a second data

register associated with said firm data register into said specified address in said memory if a status bit selected from said at least one

type of status bit has a second rate in response to a register pair a conditional store instruction.

A data processing apparatus of prising: a memory storing data at addressable memory locations; an endirement direction generating memory addresses for data accesses to said memory; a data circuit includingal plurality of data registers, each storing a predetermined number of...

...an arithmetic logic unit havin. Therene imputs and an output coupled to

said plurality of data registers, said status register sets status bits

corresponding to said output of sold of immetic logic unit; an instruction logic circuit forms and addressing circuit and said data circuit, said instructor logic circuit controlling said addressing circuit and said data circuit in response to a received instruction, said instruction logic circuit controlling said addressing

circuit and said data circuit to store hall redetermined number of data

bits stored in a first data region in in a specified address in said memory it a status bit selected from a regularity of different types of

status bit has a first state and to store said predetermined number of

data bits stored in a second data reduced associated with said first data register into said specified asstess in said memory if a status bit selected from said planting of different types of status bit

has a second state in response to a region of pair conditional store instruction; and aid regions of the region of the region of the regions of the regions

including a plurality of bits desimating thether particular ones of
said
plurality of different types of

20/69,K/10 (Item 10 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007089731 - Drawing available
WPI ACC NO: 1995-115926/199516
Related WPI Acc No: 1995-053872

XRPX Acc No: N1995-091476

Object based model data structure operating appts for producing second image related to first image - uses viewing operation region to select portion of original image for which second image is wanted

Patent Assignee: XEROX CORP (XERO)

Inventor: DEROSE A; STONE M C

Patent Family (3 patents, 2 countries)

Patent Application

Number Kind Date Number Kind Date

Ch 2124604 h 19950102 Ch 2124604 h 1994053

CA 2124604 A 19950122 CA 7124604 A 19940530 199516 B US 5596690 A 19970121 US 199396200 A 19930721 199710 E CA 2124604 C 19990413 CA 2124604 A 19940530 199933 E

Update

Priority Applications (no., kind, date): US 199396200 A 19930721

Patent Details

Number '	Kind	Lan	₽g	ЪмG	Filling	Notes
CA 2124604	A	EN	189	63		
US 5596690	А	EN	78	60		
CA 2124604	C	EN				

Alerting Abstract CA A

The appts includes an output cirruitry connected to a display having a

display area presenting images. The display area has a first image displayed in a present image position in it. The first

image includes a first display object having a present object position in the first image. A processor is connected for receiving the signals from the signal source.

The processor also provides image definition for defining images to the

output circuitry. A memory is also included for storing data. E.g. the

data stored in the memory includes instruction data indicating instructions the processor executes and a first image data structure used

for producing the first object data item represented by the first display

object in the first image.

USE/ADVANTAGE - For operating processor controlling machine fitted
with

display for displaying images either static or animated. Capable for access

or manipulating data and information that is not currently represented by

display , currently visible in original image.

Title Terms/Index Terms/Additional Vards: CBJECT; BASED; MODEL; DATA;
STRUCTURE; OPERATE; APPARATUS; LEODUCE; SECOND; IMAGE; RELATED;
FIRST;

VIEW; REGION; SELECT; PORTION; ORIGINAL

Class Codes

International Classification (Main): G06F-003/14, G06T-015/00
 (Additional/Secondary): G06F-015/70, G06T-001/00
US Classification, Issued: 395133000, 395135000, 395120000

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): T01-F07; T01-J12B

Alerting Abstract ... The processor also provides image definition for defining images to the output circuitry. A memory is also included for

storing data. E.g. the data stored in the memory includes instruction data indicating instructions the processor executes and a

first image data structure used for producing the first object...

Original Publication Data by Authority

Original Abstracts:

...object-based model data structure that produced the graphical object image to produce a second modified view of the portion of the graphical

object image coextensively positioned with the VOR, displaying the second

modified view in the VCR. >

Claims:

...source, and connected for providing image definition data defining images to the output circuitry; and memory for storing data; the data stored in the memory including instruction data indicating instructions the processor executes; and a first image model data

structure used by a model-based operation to produce the first image; the

first image model data structure...

...the first image; the processor further being connected for accessing the

data stored in the memory; the method comprising: operating the processor

to receive request signal data from the signal source indicating a display request to present a viewing operation region in a present viewing

position in...

...the first object data it a represented by the first display object; the

second image having size and shape dimensions substantially
identical

to size and shape dimensions of the viewing operation region and including a second display object thowing a modified view of the first

display object; and providing the image definition data defining the second image to the cutput linguitry connected to the display so that the

display presents the second image in the viewing operation region substantially at the same...

...of the second display object is outside the boundary of the viewing operation region, the modified view of the first display object is clipped to the boundary of the vicing operation region and only the first

portion of the second display object is shown in the second image as the

modified view of the first display object; presentation in the viewing operation region of the second image produced using the first object data

item giving a perception to the machine user of presenting in the second

image a modified view of the first image segment in the spatial
context

of the first image.

20/69,K/11 (Item 11 from file: 350)

DIALOG(R) File 350: Derwent WPTX

(c) 2007 The Thomson Corporation. All rts. reserv.

0007089695

WPI ACC NO: 1995-115885/199516

XRPX Acc No: N1995-091441

Absolute static lock for files and directories on magnetic disk storage media - reading directory entry data field on disk for target file into memory, restructuring directory entry data field in non-DOS format, and

replacing original directory entry data field on target media

Patent Assignee: YEOW K (YEOW-I)

Inventor: YEOW K

Patent Family (3 patents, 2 countries)

Patent			Application				
Number	Kind Date		Number	Kind	Date	Update	
CA 2101123	A	19950123	CA 2191123	A	19930722	199516	В
US 5557674	A	19960917	US 1994342169	Α	19941118	199643	
NCE							
CA 2101123	С	19971230	CA 2101123	Α	19930722	199812	E

Priority Applications (no., kind, date): US 1994342169 A 19941118; CA
2101123 A 19930722

Patent Details

Number		Kind	Lan	₽g	Dwg	Filing	Notes
CA 2101123	•	А	EN	29	2		
US 5557674		A	EN	3 ^	::		
CA 2101123		С	EN				

Alerting Abstract CA A

To apply absolute static lock at media level on a target file or directory, the directory entry data field on disk for the target file or

directory on the host machin; is located and read into a convenient area of

the host machine memory . The directory entry data field is restructured

and in non-DOS format. The original directory entry data field on the target media is replaced with the restructured non-DOS directory entry data

field.

Encryption of the target file contents may be incorporated into the absolute lock process if required. Target files or directories upon which

the absolute static lock has been successfully applied cannot be accessed

by DOS at media level, for the critical operations of read, copy, overwrite

and erase. In the reverse unlock placess, the previously applied absolute

static lock is removed from a target file or directory restoring it to the

original unlocked DOS state. If the talget media is a floppy disk, absolute

static lock to the floppy d'un can bu applied or removed.

USE/ADVANTAGE - Absolute static lock may be applied at media level, to

files and directories in FAT-based storage media, of single machine personal microcomputers running within Disk Operating System (DOS) or equivalent environment. Cannot be read, copied, over-written or erased. Is

transparent to DOS. Is achieved without controlling file, and without occupying additional sector apace on target disk.

Title Terms/Index Terms/Additional Words: ABSOLUTE; STATIC; LOCK; FILE; DIRECTORY; MAGNETIC; DISC; DIORAGE; MEDIUM; READ; ENTER; DATA; FIELD; TARGET; MEMORY; RESTRUCTURING; MCH; FORMAT; REPLACE; ORIGINAL

Class Codes

International Classification (Main): J06F-012/14, G06F-009/445
US Classification, Issued: 380004000, 380025000, 364DIG001, 364246600,
364246800, 364246900, D54DIG002, D54969000, 364969400, 364969300

File Segment: EPI;
DWPI Class: T01

Manual Codes (EPI/S-X): TC1-HT1C2; TC1-J12C

...reading directory entry data field on disk for target file into memory

, restructuring directory entry data field in non-DOS format, and replacing original directory entry data...

Alerting Abstract ... the host machine is located and read into a convenient area of the host machine memory. The directory entry data field is restructured and in non-LOW format. The original directory...

Title Terms.../Index Terms / Additional Words: MEMORY;

Original Publication Data b Authority

Original Abstracts:

...the host machine is located and read into a convenient area of the host

machine memory. The directory entry data field is restructured according to the procedure add in the non-DOS format of this... Claims:

...compatible computer, for operations including read, copy, overwrite and

erase, comprising the steps of: (a) rodifying directory entry field for

the target file into a spread null format, including alteration of the

directory entry data for filmize, and file...

...specifically as a null distfile possessing null filesize and null starting cluster bytes; (b) cald an iffication including storage of data in

encrypted form at predeformined by a client positions within the directory entry field, said to a manage being completely transparent to

the operating system, and said officet or equivalent positions not normally

used by, or are functionally transparent to, the operating system of the

computer; (c) said stored data including data on summary bytes for the

access password accompanying the nuer request to lock the...

...the target disk media is a floppy disk, suitably adjusting the track layout parameters permitting program means of said method in conjunction

with BIOS means of said computer to reformat the entire outermost track

of the floppy disk into a predetermined, non-standard...

...the disk occupying first sector position in said track; (g) said track

format also including at least a non-standard sector size for the boot sector.

20/69,K/12 (Item 12 from file: 350)

DIALOG(R) File 350: Derwent WPTX

(c) 2007 The Thomson Corporation. All rts. reserv.

0006482670 - Drawing available WPI ACC NO: 1993-288609/199336

XRPX Acc No: N1993-221950

Digital data processor instruction pre-fetch unit - has branch

history

table indicates occurrence of branch instruction having target address

that was previously taken

Patent Assignee: SAMSUNG ELECTRONICS CO LTD (SMSU); WANG LAB INC

(WANG)

Inventor: SABA J A; SCHWARTZ M J; TANG-KONG R; TANK-KONG R

Patent Family (9 patents, 13 countries)

Patent			•	Application				
Number		Kind	Date	Number	Kind	Date	Update	
WO	1993017384	A1	19930972	WO 1 99 2US5813	А	19920813	199336	В
ΑU	199224723	A	19930313	ЛП 19922:723	A	19920813	199403	E
ΕP	628184	A1	1 941214	EP 1992413413	A	19920813	199503	E
				WO 1992785813	А	19920813		
US	5404467	A	19950404	US 1992843868	A	19920227	199519	E
				US 1994261316	A	19940616		
JP	7504520	W	19950513	WO 1992US6813	A	19920813	199528	E
				JP 1993514792	A	19920813		
AU	665368	В	1996/104	AU 109.24723	A	19920813	199608	E
ΕP	628184	Bl	19981 4.4	E 1 +02913413	A	19920813	199847	E
	•			WO 1992US6813	А	19920813		
DE	69227465	E	9311. 1	LE 9211465	A	19920813	199903	E
				El 1991 1.413	А	19920813		
				WO 19 9 2U56813	А	19920813		
JP	3423310	В2	20030707	WO 1992US6813	A	19920813	200345	È
				JP 19 9 3514792	A	19920813		

Priority Applications (no., kind, date): US 1994261318 A 19940616; US
1992843868 A 19920227

Patent Details

Number Kind Lan Ig Dwg Filing Notes

WO 1993017384 A1 EN F5

National Designated States Original: AU CA JP

Regional Designated States, Figinar: AT PE CH DE DK ES FR GB GR IE IT

MC NL SE

AU 199224723 A EN Based on OPI patent WO 1993017384 EP 628184 Al EU 3 1 PCT Application WO 1992US6813
Based on OPI patent WO 1993017384

Regional Designated States, Original: PH DE FR GB NL

US 5404467 A FN DA 5 Continuation of application US 1992843868

JP 7504520 W J7. 18 PCT Application WO 1992US6813
Bared on OPI patent WO 1993017384

AU 665368 B ED Pr inumly issued patent AU

9224723

EP 628184 Bl EN PCT Application WO 1992US6813

Based on OPE patent WO 1993017384

Regional Designated States, Original: BE DE FR GB NL

DE 69227465 E DE Application EP 1992918413

PCT Application WO 1992US6813
Based on OPI patent EP 628184

Based on OPI patent WO 1993017384

JP 3423310 B2 JA 26 PIT Application WO 1992US6813

Praviously issued patent JP

07504520

Based on OPI patent WO 1993017384

Alerting Abstract WO Al

The instruction pre-fetch unit includes a sequential instruction physical address generator, an instruction cache and an instruction

queue having multiple registers. Some of the instructions are Branch instructions having an associated Target Address.

A Branch History Table (BHT) has an input responsive to the instruction

physical address. The BHT output indicates whether, during a preceding execution of a corresp. Branch instruction output by the instruction cache, the execution of the corresp. Pranch instruction resulted in subsequent program execution being redirected to the Target Address associated with the corresp. Branch instruction.

USE/ADVANTAGE - For high performance CPU with pipe-lined instruction execution and virtual addressing capabilities. Optimises efficiency of instruction unit.

Equivalent Alerting Abstract US A

Multiple Branch mark bits are stored in an instruction queue, on

half word basis, in conjunction with a double word of instruction data

that is prefetched from an instruction cache. The Branch Target Address

is employed to redirect instruction grefetching. The Branch Target Address is also pipelined and fellows the reservated Branch instruction

through an instruction pipeline. The prefetch unit includes circuitry for

automatically self-filling the instruction pipeline.

During a Fetch stage a proviously generated Virtual Effective Address is

applied to a translation buffer to go or to a physical address which is

used to access a data cache. The translation buffer includes two translation buffers, with the first franclation buffer being a reduced

subset of the second. The first translation buffer is probed, during a

Generate stage, to past to, if we sib. It is required operand. The prefetch unit further required 22-lit of 31-bit effective address generation on an instrumental by instrument basis.

USE - Prefetch unit who is includes a limit history table for providing

an indication of an occurrence of a Branch instruction having a Target

Address that was previously taken.

Title Terms/Index Terms 'Additional Words: DISTML; DATA; PROCESSOR; INSTRUCTION; PRE; FETTIS; DETT; DRAMES; HISTORY; TABLE; INDICATE; OCCUR;

TARGET; ADDRESS

Class Codes

International Classification (Main): G06F-009/38
 (Additional/Secondary): G06F-009/26, G06F-009/32
US Classification, Issued: 395375000, 364DTG001, 364243420, 364231800, 364247300, 364DTG002, 364938000, 364955561, 354964260, 364261700, 364263100

File Segment: EPI;

DWPI Class: T01

Manual Codes (EPI/S-X): TOI-FO3A; TOI-HO3A

Digital data processor inch titic: pr -fetch unit...

...has branch history table indicates occurrence of branch instruction having target address that was previously taken

Original Titles:

- ...CPU HAVING PIPELINED INSTRUCTION UNIT AND EFFECTIVE ADDRESS CALCULATION UNIT WITH RETAINED VERTUAL NUMBERS CAPABILITY...
- ...UNITE CENTRALE AVAILT UNE UNITE D' INSTRUCTIONS A TRAITEMENT PIPELINE ET UNE UNITE DE CALCUL D'ADERS ES EFFECTIVE A CAFACITE D'ADRESSES...
- ...CPU HAVING PIPEBINED INSTRUCTION OF TO AN EFFECTIVE ADDRESS CALCULATION UNIT WITH PROFITE OFF UAL DUFFUS AFABILITY...
- ...UNITE CENTRALE AVANT CHE UNLEE D' IN TRU LICNS A TRAITEMENT PIPELINE ET

UNE UNITE DE CALCUL D'ARRYSTES EFFECTEVE A CATACITE D'ADRESSES...

- ...CPU having pipeling i instruction unit and effective address calculation unit with retal of victual of the angability...
- ...CPU HAVING PIPELINED INSTRUCTION UNIT AND EFFECTIVE ADDRESS CALCULATION UNIT WE'RE PETAL ED VERTUAL ADDRESS CAPABILITY

Alerting Abstract ... The instruction pro-place unit includes a sequential instruction pro-place and an instruction given his up to the sequential and instruction given his up to pregisters. Some of the

instructions are Prun a pretruntions du man associated Target Address

...A Branch History Toble | Implies an once of opensive to the instruction

physical address. The BHA separation indicates that her, during a preceding execution of a contact. He are instruction against by the instruction

cache, the execution of the corresp. Branch instruction resulted in subsequent program conduction being redirect to the Target Address associated with the correct. Dranch instruction.

... USE/ADVANTAGE - For high performance CEU with pipe-lined instruction

execution and virtual addressing capabilities. Optimises efficiency of instruction unit.

Equivalent Alerting 7 bstr nt ... Multiple Grandh mark bits are stored in

an instruction queue, a half word body, in conjunction with a double word of instruction data that is prefetched from an instruction

cache. The Branch Talast illess is epleved to redirect instruction prefetching. The Branch Target Address is also pipelined and follows the

associated Branch instruction through an instruction pipeline. The prefetch unit includes on ditry for annountedally self-filling the instruction pipeline...

...During a Fetch stage a previously general lightest Effective Address is

applied to a translation liffer to go was a physical address which is

used to access a data canho. The translation buffer includes two translation buffers, with the first translation buffer being a reduced

subset of the second. The climb or asked to reffer is probed, during a

Generate stage, to preferch, if possible, the required operand. The prefetch unit further produced 2: bit or 31-10 effective address generation on an instruction basis...

...includes a Branch history table for provious; an indication of an occurrence of a Branch is truction in high a Torget Address that was previously taken.

Title Terms.../Index Terms.diditional Works .NST/CCTION;
Original Publication Nathur or Authority

Original Abstracts:

...includes a Branch history table for provising an indication of an occurrence of a Branch on truction having a Target Address that was previously taken. A place of transit many little are stored in an instruction queue, on a half word basis, in conjunction with a double word of instruction data that is profittibled from an instruction

cache. The Branch Tar Advess is also redirect instruction prefetching and Branch Tark Trust is also pipelined and

follows the association F. It instruction pipeline. The pretty to the true to the pretty of the pret

translation

buffer to generate a physical address which is used to access a data cache. The translation buffer inffer includes a first and a second translation buffer with the first from buffer being a reduced

subset of the second. The first translation buffer is probed, during a

Generate stage, to prefet a if possible, the quired operand. The prefetch unit further process 24-bit of 31-bit offective address generation on an instruction by instruction basis.

. . .

...includes a Branch history table for providing an indication of an occurrence of a Branch on unuction having a Target Address that was previously taken. A parallity of Branch mash hits are stored in an instruction queue, concluding word having a conjunction with a double word of instruction cata that is a conjunction an instruction

cache. The Branch Target Address is employed to redirect instruction

prefetching. The Branch Traget Address is also pipelined and follows the

associated Branch in the flow through an in truction pipeline. The prefetch unit includes a suiter for author cally self-filling the instruction pipeline. Long a Forch stage previously generated Virtual

Effective Address is applied to a translation, buffer to generate a physical address which is used to access a data cache. The translation

buffer includes a first and a second translation buffer, with the

first translation burner being a record set of the second. The first translation bufner is probed, during Tonerate stage, to prefetch, if possible, the required operand. The prefetch unit further

provides 24-bit or 37-bit offective address q m ration on an -instruction

by instruction barran

. . .

...includes a Branch history hable for growledge an indication of an occurrence of a Branch in ruction with a larget Address that was previously taken. A planating of than a manifest are stored in an instruction queue, or malf whom his in a highestion with a double

word of instruction in the the is prefer from an instruction cache. The Branch Tally like 2.3 per modeline truction

the associated Branch is a notice through a netruction pipeline. The

prefetch unit includes discribing for associatively self-filling the instruction pipeline. During a Fetch state previously generated Virtual Effective India 3 . Uppl if a relation buffer to generate a physical or an unich is to firm the a data cache. The

translation buffer includes a first and a solid translation buffer, with the first translation buffer beam a reduced subset of the second. The first translation suffer it is ded, during a Generate stage, to prefetch, it is suffice, the requires operand. The prefetch unit further provides as bit or labels effect and deress generation on an

instruction by instruction basis.

Claims:

The instruction pre-fetch unit includes a dequential instruction physical address generator, an instruction cache and an instruction

queue having multiple reginters. Some of the instructions are Branch instructions having an educated Target Area of ...

... A Branch History Tolle (FIT) has an imput possive to the instruction

physical address. The Ball cutput indicated to her, during a preceding execution of a correspondence in the abstruction of the execution of the execution of the correspondence in a subsequent program or would being rediated in the the Target Address associated with the current. Braham instruction in

. . .

...Befehlscachespeicher ausgegeberen entsprech udem Sprungbefehls die genannte Ausfuehrung den einnen entsprech und Sprungbefehls zur Umleitung einer nachfolgenwen Programmausfulhzung zu einer Zieladresse

gefuehrt hat, die dem gemme den entsprechtmung Gerunghefehl zugeordnet war

, gekennzeichnet durche, besche eine Befch. bis line-Einrichtung (92, 94,

96, 98), die von einer heralde ried mit der der der

...use in a digital Gat and Stasse, (Te) for a fattching individual ones of

a plurality of instructions sprior to execute n of the instructions, said digital data product including /br> from (40) for generating sequential ones of a plurality of the tradition ordersses, </br> instruction cach, we (8) however for plurality engagement to said instruction addresses and an output for plurality and corresponding instruction, </br>

input coupled to sain that of said instruct a no cache means and having a plurality of isternable as in in a width sufficient

to store at least of time con a man, instruction execution means of the control o

an output for providing to the inflication of the reducing a preceding

execution of a corre of relation of a corre of relation of a corresponding Branch instruction resulted and import progress of major being redirected to

a Target Address to the state sacion of their Branch

```
instruction ,
characterized by chrominstruction pipelin means (92, 94, 96, 98)
comprised of a plurality of socially one or register means ( 92 ,
96) each having a width sucticient to ster a widest possible
instruction , said instruction pineling read having an input coupled
an output of said in hit ion coaur at 1 50, 82, 84, 86) and
output for coupling to seem instruction of the means (36);</br>
wherein some of said instructions are brank a unstructions having an
associated Target Aldress, and</br> where where each of said register
means of said instruction quer means of 2, 84, 86 ) and each
said serially coupled register means (92, 24, 96) of said instruction
pipeline means (St. 14, 9 9.) in the include reans for storing
Mark indication cutput from said Branch him buy table means (42) and
advancing said stored Park indication through said
                                                                                                                                                                                                               instruction
queue means and through need instruction line means in
association
with a corresponding Francis instruction ; < 1 to means (44) for
generating effective with the transport of more wherein
certain
of said instructions or themself a specific or ones of a plurality
general register means, as who cain the at cative address
generating
                                                       comprise. Ole/
                                                                                                                              u of 500 for storing a
means (44) is
duplicate copy of sale plot lity of general sugister means, said
means (60) being proponsia, to prefetched in prictions (98, 100) for
outputting a specifical or one of a las of said general
register means, </br>
nd mean
nd mean
nd the ulating an effective
address of an operation at the distriction of the construction of 
                                                                                                                                                                         er instruction, in
register means output in . . id storing where . . ), </br>
                                                                                                                                                                                                                                  wherein
said storing means (10) is they improve complete to compute of said
execution
means (32) for...
 ...copy of said great in rister worth in the storage of
information in said general register means bypassing means
64, 66), responsive the an entreman of approximation of a
instruction that most fine, luming an armost said previously
prefetched instruction of attentions with the amounts (60), for
selectively bypass. The trading the service of the
```

on the

instruction that the property of a previously prefetched instruction that the property of a previously prefetched instruction that the previously prefetched instruction of said previously prefetched

🕆 lèss of an operand

rsequent to said

...means (36) for the in the latting at the

associated with an area

```
calculation .
for an instruction contained in one of seine gister means (92)
an execution of said provides also prefer the distruction modifies
said
content of said general register means.
       Apparatus for use in a digital of the processor for
prefetching
individual ones of a plural ty of instruct price to execution of
instructions, said apparetus confrising: s for generating
sequential
ones of a plurality of instruction physical diresses; instruction
cache means having an in a responsing to to the instruction physical
addresses and an output for providing a corresponding instruction;
for generating an effect? It lidress of the case of or operands
associated
with certain ones of said instructions that are output from said
instruction cache mea... instruction means having an input
coupled to said output of field instructions with means and having
                                          recripter means having a
plurality of register of, each of
width sufficient to street a struct a
                                           a justion of one
instruction; instruction papeline house make a risul of a plurality of
serially coupled instruction register me. There having a width
sufficient to store and topossible in a mation, said
instruction
pipeline means frame an input coupler to a subput of said
instruction queue moses and an out of coupling to
instruction
execution means, said plurality of serially coupled instruction
means including, first war ruch an region of means (IRG), having
                 said mumput of said instruction queue means,
input coupled to
storing an instruction and gran effect of the second generation
operation
for said instruction; s would instruction a distor means (IRF),
having an input complete an enemt of site is register means, for
storing said instruction luring an operation for
said
 instruction; and there in truction projector or in (IRE), having.
input coupled to an out thinf sild IFF while the means and an output
                 arstr film or maion on firstoring said
coupled to said
instruction during anid a stion of a some on; wherein some
of
       instructions are anothe instruction
                                         ening an associated
 said
Target
Address, and where a sale of that he
                                         Branch history
table means having non-more responsible to the truction
physical
addresses and an a up: I improve ling an another,
```

means, for suspending an occurrence of sail of testive address

during a preceding execution of a thresponding Branch instruction output by instruction cache me a said and file corresponding Branch instruction resulted in adjacquant program auntion being redirected to said Target Audrens at relater with all and asponding Branch instruction , said Pranch history table meter bring tomprised of Target Address storage morns for a putting a pre to Target Address associated with a correst daing Bronch into them output by said instruction cache mean; wherein each of half register means of said queue which and said in trustion pipeline means instruction includes means for surring said indication subput by said Branch history table means on a dvancing said of a indication through said instruction grave mans and three conditions pipeline means in association with a principal ling from an instruction; wherein said effective adorecting time the introduction lurality of **seri**ally coupled address register means comprising, first address register means (IAG) for storing a virtual instruction differs during an effective address generation operation for an instruction stored within said IRG register reams; second addr as register means (IAF), an input coupled to an output of said has equation means, for storing said virtual archemetics address arise said operand prefetch operation for an instruction stored was all IRF register and third address remove thems like, he are irrut coupled to an output of said Telense nerve to the :: virtual instruction address during sailer. Then of an instruction stored within said register means, wherein a literative dec n rating means further includes, fourth a dress . This ter means (I . , laying an input coupled an output of said IAE resister means, for see Ining said virtual instruction address in the single and that call construction is a Branch instruction that fails a branch condition division on execution of said Branch instruction; so applicated for a rising, first target address register a r 3/TRO), having I i troupled to an output of said Branch history tobal to me Tarabra no la la means, for storing a Target Address of a bill a contraction to make the distance of within said output coupled to said of fact to the late of the late of the providing Target Address the time that I take that the means (TARIRG), having an input couple or said a true of said ARIEC register means,

for

. . .

...Address during an effective address ferential peration for said Target

Address associated with a branch that not the list stored within said

IRG register means; that distance a larger a larger means (TARIRF), having an input coupled to an outjut of savion. Roll.

...means, for storing so it right hidrens are cherand prefetch operation associated with a granch instruction of at is stored within said

IRF register means; and for it is target addresses sister means (TARIFE), having an input doup.elter output of sales. It is register means, for

storing said Target Aldress associated with a Dranch instruction that is

stored within said TPE register means due to the execution of said Branch

instruction.>

20/69,K/13 (Item 13 from file: 350) DIALOG(R) File 350: Dorwont WPTX (c) 2007 The Thomson Componation. All rts. notion. 0006396827 - Drawing available WPI ACC NO: 1993-197360..99324 * XRPX Acc No: N1993-1517-Document image compression method establishing required memory space -

selects quantising matrix in dependence of more my space needed to

image data after comprise on by discrete transform technique.

Patent Assignee: UNISAB (RP (BURS)

Inventor: HIGGINS-DUILHMOUR BY, HIGGINS-DUTHOUND BY, KEDD-R C; KLEIN R

YEN R; YEN R C; FIGURE TITE M

Patent Family (11 jutes 1 13 cc: trains)

Patent			Application					
Number		Kind	Prine	Number	Mind	Date	Update	
WO	1993011629	15.7	15 .0010	WO 1092US9010		1:321119	199324	В
ΕP	568681	į	19 1110	EP 1392925284	. 1	10921119	199345	E
			•	MO 1992709910	A	19921119	•	
US	5339368	•	100.0016	US 5017967 13	•	10011121	199432	Ε
JP	7502154	;;	1	W . 9273 10		1: 201119	199517	E
				JP . 3510145	•	15 1119		
ΕP	798919	AC.		FT 195797511	۳.	1119	199744	E
				El 12971057 5	ì.	100011119		
ΕP	568681	÷ 1		FI 992. I 1		192711119	199747	E
				WO 0120039 0	7.3	16021119		
				EF 19971057 /	Ą	19021119		
DE	69222844	···	/	Dil 3222 14		15021119	199802	E
				EP 92020284		15321119		
				10 .452ES5910		19021119		
ΕP	798919	7 1	70 1111	79 3429.5734	•	1. 721119	199816	E
				32 197745 26	. :	1 - 121119		
US	5751846	<i>.</i> .	199/0512	77 1991 (67 3	1	19911121	199826	E
				18 17/12/10 1		1 .40307		
ΕP	798919	1د.		r . 52 4		14- 1119	200014	E
				El 13 · James		1 . 119		
DE	692 30695 '	17	\$ 5	D. + 90 97		1. :1119	200022	E
				EN 387 N C		1 -27719		

Priority Applications (... kind,): # 1 *** 1:67.1 A 19911121; US 1994207284 A

Patent Details

Kin Lit I; Dim Filing Not Number

WO 1993011629 A. 43

National Designate: Stat s, Original: CD

Regional Designated Status, original: . THE CHIEF DE ES FR GB GR IE IT LU

MC NL SE

1 : "T Application | 0 1992US9910 EP 568681 Al EN Eluard in Chi pate to WO 1993011629

Regional Designated from s, riginal: DT FR GB I

1992925284

- Divisi a cf rateur TP 568681

Regional Designated Stat 3, Original: DE . R GR 17

EP 568681 B1 EN 37 7 FOT Application TO 1992US9910

I lated to prlication EP

1997105726

Pelated to patent EP 798919

Based on Cilipatent WO 1993011629

Regional Designated States, Original: DH FR GB IT

DE 69222844

E DE Application EP 1992925284

PCT Application EP 1992925284

PCT Application VO 1992US9910

Based on C I patrix EP 568681

Pased on CII patrix WO 1993011629

EP 798919

A3 ED Division of application EP

1992925284

US 5751846 A FT Livin noi stem FP 568681

1991796703

EP 798919 Bl EU Livision of explication EP

1992925284

Division of patent EP 568681

Regional Designato: States, Original: DH F GH 11

DE 69230695 II DE App. Leating 19

App. Instit - NP 1197103726

was done of the stem $\sim 119/798919$

Alerting Abstract West

The method uses a rack to like critical as a result like the packet size of

the memory space required to thou the image data for a given document

after compression by discrete transform technique. The data comprises pixels each representing one of a number of grip limits.

A selection processor selects, as a law tien of the estimate, one of a

number of transform coefficient modifier matilier, e.g. a matrix of quantising values. The unlessed matrix if moderns is transmitted to a

transform compressor is dues in altering, required tiding, the number of

transform coefficient ...

ADVANTAGE - Modufied confession chalante mics of beal time. Maximises image quality ad raduct and not led to radiosistics.

Equivalent Alerting Thatr of US A

The discrete transfer is the gendata of recision syntem in a frequency transform coefficient, we field to strong our into matrix of quantiser

values. The system uses a prodefined number of printization matrices to adaptively select, on document-in deciment in a an approximate memory

packet size for each a numerate complement in the abounge by

```
selecting
one of the number of quartization matrices in ancordance with the
packet
size estimate obtained for each document image.
 Additionally, the system generates contrast reduction and gray level
stretch remapping or work as a function of global image data
characteristics, with the respect to the document image
The remapping curres are utilized to preprode the force data for more
effective data comprete ich.
 ADVANTAGE - Compression of racteristics can a modified in real
time on
per document basin.
Title Terms/Index Terms Additional Mords: DOCUMENT; IMAGE; COMPRESS;
 ; ESTABLISH; REQUIFE; MEMORY ; SPACE; CHLECT; QUANTUM; MATRIX;
DEPEND;
 NEED; STORAGE; 1970; 11 CFF; DISCRETE; TROUSFILM; TECHNIQUE
Class Codes
International Classiff Fict (Main': ED-11- 1 - , ED-11-001/46
International Clariff ation (* Autributes
IPC + Level Value | cart.rn | tatus Vogsi n
 G06T-0009/00 7. 1 ... 00601 +1
 H04N-0001/407 A 1
                      . K. 190601.1
 H04N-0001/41 A I R 20060323
H04N-0007/26 A I R 20060323
H04N-0007/30 A I R 20060323
                     R 20060701
 G06T-0009/00 C I
 H04N-0001/407 C | E 20060311
 H04N-0001/41 C I R 20060101
 H04H-0007/26 C I
                      R 20060101
 H04H-0007/30 C I
                      R. noordict
US Classification, Learn + 032056090 382041000 3483 4000, 382169000,
 382172000
File Segment: EPI,
DWPI Class: T01; 105;
J10Bl;
 T05-K02; W02-J01B3
Document image compression mothod entablishing required memory
space...
... selects quantiting matrix in dipendence of memory space needed to
store image data after compression by discrete transform technique.
 Alerting Abstract ... a studiums a path or dismission to
establish
the packet size of the number of the store the image
for a given document and the impression by the rest to instant
technique...
... A selection program of the estimate, one
number of transic. A tie all idiffice was best as matrix of
```

quantising values. This leads matrix of moderners is transmitted to a

transform compressor for use in altering, e.g. quantising, the number...

...ADVANTAGE - Modifies compression characteristics in real time. Maximises image quality and background noise of tracteristics.

Equivalent Alerting Thetrast ... The discrete transform image data compression system has the strong transform positionents modified in accordance with a matrix of profiler values. The system uses a predefined

number of quantization matrices to adaptively collect, on a document-by-document basis, all approximate monery pauliet size for each

document's comprehed in go data storage by solutting one of the ...

...Additionally, the system generates contrast reduction and gray level stretch remapping curves as a furthion of global image data characteristics, such as a gray level histogram E the electment image...

...ADVANTAGE - Compression furacteristics and we modified in real time on per document basis.

Title Terms.../In ex To is/A Ditional Words: Ind ORY;

Original Publication Data Pr. Anthority

Original Abstracts:

A discrete transform image rate despression symmetrics in thich frequency transform coefficients are modified in acrossice with a matrix of quantizer values implays a redefined plus III of quantization matrices to

adaptively select, on a non-unit-hy-document busis, an approximate memory

packet size for ea h d numeral compressed image data storage by
selecting

one of the...

...the system employer and the since of contenst is lighter and gray level stretch remapping outvoir as function of global image data characteristics, such as a may level historical of the locument image...

...A discrete transform to the semples in gratem Wilhere 2) in which

of quantizer values and association services

to adaptively sale to the cume t-by- to me. basis, a approximate memory packet sit for the five pent's trained and indired at a storage by

selecting one of the ...

...the system employs get are ion of contrast a station and gray level stretch remapping during as a function of co. I image data characteristics, for as a graph of el history of the document image...A discrete transform in the compression of the in which irequency transform coefficients as a consider the large has ratrix of quantizer values orgloy. The officed plushoutly of quantization matrices to adaptively select, on a focument-by-document hasis, an approximate packet size for each document's compressed image data storage by selecting one of the... ...the system employe ground tion of contrast a faction and gray level stretch remapping name. A for tier on a line of the characteristics, sign as the line of the look ment image... ... A discrete that it is the compression of the matter and inches frequency transform coefficients are modified in aucordance with a matrix of quantizer values exploys a preseffined plumility of quantization adaptively select, on a focusent-by-document rasis, an approximate memory packet size for each document's compressed into a data storage by **se**lecting one of the...the number of lays or constion of the trasm reduction and level stretch remains a single function of global age data characteristics, such as grown burel him as an after condument image... ... A discrete transfer. That he are compared to a system in which frequency transform coeffic its are indicated in a conduction of quantizer values and logic and redoffined plumating of quantization matrices to adaptively select, on a numerithy-document limits, an improximate packet size for each domainant's comprensed image data storage by **se**lecting one of the... ...the system employe give only of cont. It is action and oray level characteristics, and the compact of the some ment image... Claims: The method uses a prokent line as a rotor to the linesh the packet size of memory space required a store the intraction for a given document after compression of the statement of the second ... A selection processor from the faction of the combinate, one

```
number of transform coefficient modifier or less, e. . a matrix of
quantising values. To be and adding of the fiers of transmitted to
transform compressor for use in altering, . . . : intising, the
number...
...der Transformalinus rusessor (119) rohe e
Transformationsky (fizi .. ..
Modifizieren der Transforationsk effizieren umfanntskihre a) eine
Selektionsprozessoreling (227) num 5 - Gern mehrenn
Modifizierer
-Matrizen, wobei jede Entren Daton zum Verhaufern der
Transformationskonffizion o umfant, wobei die Daten jeder Matrix...
transform compresuration utilizing productive filtrosform
coefficients
to effect compression said system for modifying the transform
coefficients compaishment's a selection from some means (215) for
storing a plurality of modifier matrices of matrix of said
plurality
comprising data for elteriar transform of the interior...
...size for a giv .. h. h. image; </br>
packet
size (213) of meaning the regular to state the land cket size
and operative to select constant plural to fination as a
of a packet size official . La function of Principal to but packet
select...
...least one first matrix if the estimate is above the
desilted
target packet size and operative to splen the least one second
if the estimated to fit it is not above the little car of
packet...gray
level pixel data, 2 > " d histogram p. 5 + ring mean (197) further
performing a stretch in onvertible furth of the elevented
highly
visible gray level problem and the morie Try visible gray level...
...and means (207 comiting the time to mand the
gray
level stretch conversion functions and for applying a combined
 function to the document luage data product to the invession to
minimize
loss of said nemin Process of level pixer in said historiam
procensing
means (107) further or in a grant on plittle onver line Eunction of
both the converte had a trial to the
                                                                                     . . . .
nominally
visible gray...
...said histogram para see """ for the contract of the contrac
reduct con
```

and the gray level . The nvelue at the companies paint and the pring means

(211) for applying the combined conversion functions to the document image data prior to data magnession to their to best of said nominally visible...the transform of transform coefficients to attract of agression, a system for modifying the transform

coefficients comprising: Paper for Storin. | plurell's of modifier matrices, each matrix of wid plurelity of long data in altering transform coefficients, the data of ...

...different packet for a given down ge; than a for estimating a

packet size of memory space required to took the document image
data

for a given document effect compression by the discrete macket size, and operative to select one of said plurality of the tripes as a function of a

selection process > bein = jurative to select = ' lettr ore first matrix
if

the estimated pack to such is above the decides target placet size and operative to select at least the seron of this if the estimated packet.

size is not above the actual target packet .

... visible gray level pirol data, said hist generocesning means further

performing a streach in I conversion for an of the converted highly

visible gray level bidd data and the north of a votible dray level libmeans

for combing the crutral to fraction and the glow level our teh conversion

functions and for provide a combined on the function to the document image decays or data compress, to minimize loss of said nominally v...

```
20/69,K/14 (Turm 14 fr m file: 350)
DIALOG(R) File 350:D. 17 mi TOTA
0005785509 - Drading at 13ble
WPI ACC NO: 1992-7 7571/1 2201
Related WPI Acc No: 1990 109965; 1990-253621; 1990-267979; 1990-368343;
  1991-036317; 1991-0031-8: 1991-280834; If I: 1-11-935; 1202-088529;
  1993-093536; 1995-0.05.4; 1995-123120; 1096-27305; 1996-230181;
 1996-251121; 1906-412300; 1997-033804; 1997-065021; 1997-225521;
  1997-271400; 1297-3197 ; 1997-393070; 170 -505789; 1097 549243;
 1998-332816; 1998-520 1; 1998-520722; 1:0 -0/8/99; 1909-131678;
 1999-442814; 1991-61011 , 2000-052351; 2. 1 136106; 20 1-269746;
  2000-586426; 20% - 30%%; 2060-671740; 1 7-671278; 2060-373508;
 2002-279908; 20 -21 . 1
XRPX Acc No: N1997 - 11.
Electronic key in rank whoult - cont in maked protected sub-
keys an
partitions of service : and scratch-j a for roving data into
partitions
Patent Ansignee: Wall T T TAICONDUCTO WALL IT E DALLAS SETTIONDUCTOR
  (DALL-N)
Inventor: BOLAN M b; CURRY'S J; CURRY 5 M; DECUDINING K E; IEE R D;
LEHMAUN
  G H; DEO R D; PATNE TO
Patent Family (11 natente, 17 countries)
Patent
                             Am . icat for
              1.1.3
Number
                             limbor
                                            Find Dame
                                                          Update
                             ## 135 TO DE
                                            A 1990 15
WO 15 - 019067
                                                          199201 B
                             1.01 1797 0 - 9 1
                                             1991
                           . 61, 30,683.1
US 5204.105
                                             . 1989
                                                          199318 E
                                                1989 :
                             Ud . 50. 11
                             1. 30
                                             1989: .1
                             1 . .
                                                1,989
                             7.7 1 133 11
                                             .. 1989.
                             US 1986 - 31
                                             ... 1989cll:
                             THE 1989 - 5
                                             . 4939
                             12. 2380 3
                                             1939 -.
                             TO 10845USUS
                                             1985
                             [TC 7 3707 1.5 0
                                             .. 19901.
                             77 25 2
                                             .. 19700
US 5 110846
                                                          199320
NCE
US 51 FIG.7
                                                          199328 E
                                             1:35 -1
                                              . 1389
                                 : 173.1
                             [ 10 10 62 ...
                                                1985
                             しょうりょう
                                                1985
                                              . 1985
                                                 16.
                                                 15:
                                                 - 37
                                                 ٠ '
```

```
US 198935151
                                          A 1989 )515
                           UU 13893577
                                          . 1 12.0513
                           US 14697 . 5
                                           1 1705 1515
                           บร 1980 การ์
                                          . 1939151 f
                           US 19877 . . .
US 19677 . . . .
                                          .. 19-90517
                                          2 j 22 j 4
                           500 1000 1000
                                             ]
                  19000409 05 90 51
                                          A 15. . .
                                                      199620 E
US 5506991 A
                                           V 1921 15
                           TO TARLETY !
  . :
                                             19.
                                          1900
                           1.7 18.051 ...
                           US 198035130 to
                                           4 11989 513
                           CS 13803.7
                                           1 1981-0515
                           13 1573
                                           19353515
                           1 : 1 : 1 : 189351 : 0
                                           A 15 am 0515
                           DS 1 +493575
                                           .. 19 1)51 /
                           US 10906 192
                                           1931.214
             7. 19070211 US 198 http://
                                           . ... 199712 E
US 5603000
                           U.` - .
                           US 18 · ·
                           US 108.3 L G
                                            · .
                                           J. 1.
                           US IDA HELL
                           113 100 F
                                           1 10
                                           : ±20 .
                            1 359. 2014
                                          195: 1.
1.
                           1.58
                                           . 1( ) .51
                           (*)
                                           4 19 (11)
                           1. 1612-11
                                           1 1 . )613
                           E. 36 3 41.
                                           . . . . 51
                                                      199837 E
US 5787498 // 19:00728
                           .; 1093°11.
                                           . 1911 5 7
                           US 108935199
                                           1 99990515
                                             2239,500
                           167 98 37 3
                              05 7 .97 7
                                             . .
                            ţ · ·
                               9E .
                               i( ...
                                             10
                           [..·
                                                161
                                           .. 14. )81.
                              3 .:
                                           1 151...
                           B1 1997.629
US 5210846
                                                      199932
NCE
                                           .s 10 1 51
US 6035382 7. 20000307 US 19F 3:11.
                                                      200019 E
                                           .v 19:005.a
                           1 191 : 1 .
                            13 . 10 . . . .
                            1 1 1 1
                                               61
```

```
t : 987 0.
                                              A = C
                                            A 1.9111
                     20021015 (3) 1.410 5.5
JP 3334717
                 E2
                                                          200275 E
                                              A 1.9 7.1
                               JP 13 21 21 77
Priority Applications (no., kind, c.c.): 19980507; US
  19920508; WO 1990US2831 A 199000015; UN 1089202598 . 19890515; US
  1989352596 A 19897515; US 1939757 31 . 12 051 : J 1089352142 A
  19890515; US 198935199; A 1989 51; U. Tee
                                                 107
  1989351997 A 1989361 ; US 19 3 51 163
                                          ** 305* * 3 089351759 A
  19890515; US 1990613
                         A 15 0 High t
                                                561. ·
                                                           →901119; US
  1990615608 A 19901119; US 11
                                                1111 - 2 290631929 A
  19901219
Patent Details
                           Pg Fag Filling Totals
Number
               Kind Lan
                     \Xi N
WO 1991019067
               73
                           43
                                28
National Designated States, Original: CASE.
Regional Designated States, Origina : AT I To the TO FREE STATE LU
   SE
                                OF C I-P of application VS 1989351759
US 5206905
                 \Lambda
                     \times N
                           28
                                    C-1-P // applicat | 1 US 1989351760
                                    ( T - P
                                             ⊣ay lic∍ch : 15 1989351997
                                                          3 1989351998
                                             arar.ichti n
                                             ay lication TS 1989351999
                                    C-T P implication US 1989352142
                                    or any lict ten
                                                          :S 1989352596
                                    C - II \cdot I
                                    . P
                                            at lic 7. T3 1989352598
                                    C-I-P / - - - - stant - 3: 4945217
                                    C-I-Post of tent
                                                     77 45 954
                                               . ....
                                                     ..377
                                    C \cdot I - P
                                    \mathbb{C}^{-}\mathbb{Z}^{-}\mathbf{P} of path of NC 4010371
                                    U-T-P of patons UN 1998004
                                    CUT-Pich Michael Minimum 675
                                    . T-P
                                             athm: 17 : 1771
US 5226137
                                25 C-T-P of application US 1989351759
                V
                     EIN
                           27
                                    C 1 P 1 pp Lord 1 13 1989351760
                                             app icat. J. US 1989351997
                                                     o.: "S 1989351998
                                          app.lica
                                    C-T P f "pp.ic
                                                          TS 1989351999
                                    ~ - I . . . .
                                                         TS 1989352142
                                             : ppli:
                                                     : ^ · .
                                    \mathbb{C} + \mathbb{Z} - \mathbf{P}
                                             1.05 40
                                                     •
                                                          US 1989352581
                                                         TJ 1989352596
                                    \mathbb{C} - \mathbb{I} - \mathbf{P} \in
                                              - Livat Lin
                                               .i ··· n 11 1989352598
                                    ~ I-P ~
                                                1 - P :
                                    € :-P (
                                             * * :: :: :: ::
                                                      5 .5: 14
                                             *****
                                    1 - T - D (
                                      ~ - D
                                              •
                                                     ~; ·
                                                      11 1004
                                      \mathbb{D} \cdot \mathbb{P} \subset
                                             ii ::
                                                     1. 47...675
                                      _ - B -
                                             ... 5/ 1771
                                              at un
                                             application 1. 13 1989351759
                     \mathbb{H}
US 5306961
                 A
                           28
                                2.5
                                              :p : . : 3 1989351997
                                               Fig. 1 1589351998
10 1589351999
```

```
C-I-P c - - 1 1 4ti n - 14 1989352142
                                                                                  C-I-P c p icati : id 1989352581
                                                                                   C-1-P of oplimation 3 1989352596
                                                                                   (-T-2 1 1989352598
                                                                                                         an if a light US
                                                                                   ( :.Lin
      1990615618
                                                                                   C = \mathbb{N} + \mathbb{R} \quad \text{ that } \quad \text{ if } \quad \mathbb{N} = \mathbb{N} + 2\mathbb{L} 7
                                                                                  C-1-P patcht 11 45-3954 
C-1-P patcht 11 45 2377
                                                                                                     " pater!" 11 19 2371
                                                                                   C-I-P .
                                                                                   C-T-P : patent UN 40 F001
                                                                                   C-I-P c. patent U3 57-5675
                                                                                   C-T-P c patent UJ 50 1771
                                                                                   C-T-P of patent 173 52.0846
                                                                         US 5506991
                                                EN
                                                              30
                                   A
                                                                                                         123111 1 11 1389351760
                                                                                   I - P
                                                                                                                llati
                                                                                                                                      TRIP 1989351997
                                                                                   -I-P
                                                                                                             . Joan
                                                                                                                                       1 7 989351998
                                                                                   C - T - D
                                                                                                         . . . . . . . . . 1989351999
                                                                                   7 T- 5
                                                                                                          · :cati
                                                                                                                                       1989352142
                                                                                    ( T-D ,
                                                                                        1-P / pp . h fir . MS 1989352581
                                                                                   6 = 10
                                                                                                        ('-:-P
                                                                                                        applicati n .3 1989352598
                                                                                   C I-P - Fature 1/ 4--5217
                                                                                   C-1-P c' patent. U 4 00054
                                                                                    C 1-P or patient 111 4 2277
                                                                                   C-1-P ( ) at ..t [ ] 49-1371
                                                                                    .: .: .: .: 50 × × ... U
                                                                                    < . - ₽ ·
                                                                                                                 77.1
                                                                                    C - D -
                                                                                        1-2
                                                                                                             The second secon
                                                                                                                                       846
US 5603000
                                      7\
                                                EN
                                                              30
                                                                          25 ( -1- )
                                                                                                           . att
                                                                                                                                   2 39351759
                                                                                                             Prodet L
                                                                                    . " } .
                                                                                                                                      5 ...39351760
                                                                                                             · T :
                                                                                                                                             7.289351997
                                                                                                                   . :
                                                                                                                                           1989351998
                                                                                    J 1 - P
                                                                                    C .- P
                                                                                                            opiicon .
                                                                                                                                     3 ...989351999
                                                                                    C=\Gamma_{\mathcal{T}}P
                                                                                                            : . : (I : I
                                                                                                                                        1989352142
                                                                                                           y i the 1 3 1989352581
                                                                                    ' - D -
                                                                                                        ografia i ilah 15 1989352596
                                                                                    C-1-P
                                                                                   C-1-P : pp. . muto.. / 1989352598
                                                                                   C \cdot \beta - P(c) = \gamma - \alpha \gamma - \gamma \alpha
                                                                                                                                           1990US2891
                                                                                    Cotin ton faction in US.
      1990615615
                                                                                    7-1-2
                                                                                      -I-5 .
                                                                                    1 - 1
                                                                                                                                            _989351759
US 5787498
                                      Z
                                                 EN
                                                                                    : [-7
                                                                                                                                  339351760
                                                                                    ( [-P
                                                                                                                                              1989351997
                                                                                    · - 13
                                                                                                                     - P M
                                                                                                          1 191 Li 1 1 989352142
                                                                                    Č . − P
```

```
T-T-P r 1989352581
                            i-1-2 i a j1.5i i i i 1989352596
                            C T-P / / / / Hich MS 1989352598
                           Cutin :: I pplic tion WO
  1990US2891
                           Conting the of any lichtion
  1990615615
                           Country of policetion US
  1994259290
                            1 = 14
                                         TIS 4 94 × 54
                            C-1-P - C: C: J. J. 401 2777
                            US 45 004
                            -T-> + g ...€+t US = 2.575
                            C-I-P C: gatent US 50 (1771
                            C T-P : ; item: US 5210846
                            Continue to a compatent US 5603000
US 6035382
            \Lambda
                EN
                            C-7-P - - - - - - - - - - - 11 Cation - UJ 1239351759
                           C-I-P - (-1:0ation ) 3 1989351760
                                    1989351997
                           C .-P
                            . - F
                                    7 to 1 to
                                             S 1939351998
                                     T = [-
                                     ( = 1 - 5 · ·
                                       atikn ti 1989352581
                            (-1-19 of the state Loss of
                                               1989352596
                            Mail-2 - 272 million 11 1989352598
                            -1-1 s. Thatien
                                              1990US2891
                            Tatir mi an app ik ikm us
  1990615615
                           Contin that of applie than US
  1994259290
                           Combined to Continuous
  1996695505
                            ( :-P
                                   16.5217
                                         .; 19 954
                            3- -7
                                         1-1-5
                                              377
                                         3 49 271
                                         F 49. 1104
                                      1:
                                        11 10 175
                                        U · 1346
                             Comming to 1 patient US 5787498
                                   *: W1 1 * TE438
JP 3334717
        B2 JA
                     15
                            I min I have pater JP
06502645
                                       -- ··· 1992008725
                           . :d
 Alerting Abstract WO A
 The integrated circuit electronic as in the first and containing
multiple low-power memory cells. r
                                    ders are
connected to receive incoming comma / : "
given
```

time multiple partitions of the array are a reigned as secure, memories which are read accessible.

A scratchpad memory is defined in one partition of memory. Data in

the scratchpad memory can be moved to any here to for memory if a block

move request, accompanied by a correct pas the drupded.

USE/ADVANTAGE - In law power electronic or was integrated circuits containing secure data. Returns same data to the first like sible passwords. Low power consumption. Carrie in the first like and gure darious types of

nonvolatile modules. Highly secure.

Equivalent Alerting Abstract US A

The electronic key device has a memory of a period-rant m number generator, connected to receive a second value and to mitput a number which

is strictly dependent on the seed value, by which is a noulinear and non-monotone function of the seed value. Entern I obnnections receive a

password, and outputting data.

A digital comparator, connected to compa. The remained password with a store value, enables output of data from the memory while the password

does match the stored value and enables of the clata from the psuedo-random number generator when the pallword does not match the stored

values. The pseudo-random number generous in remodered to receive the password and to use the password as include of her a unique set

of data is output from the generator car end in the heldentical password.

ADVANTAGE - Electronic key hardwar modul to be abily or ded.

Equivalent Alerting Abstract US A

The integrated direction ectronic has he are more array containing multiple low-power momory cells. Johnar in a literature coders are connected to receive indoming common to a representation of the memory of the memory of the containing common to the containing containin

time multiple partitions of the array are usigned as secure memories which are read accessible.

A scratchyad memory is defined in one or control memory . Data in

the scratchpad memory can be moved to an income the mory if a block

move request, accompanied by a content part of the first of the USE/ADVANTAGE - 1. Town priver electrons of the first of circuits containing secure that . First some and the first of the passwords. Low power tensumption. Content to the first of the first of the target of types of

Equivalent Alerting Abstract US A

nonvolatile modules. Highly secure.

The electronic has innegrated circult in the truly index into adently addressable partitions of secure man are a time time partitions.

```
can function as a deparate "sublight. Fat of the softkeys is
independently
password-protectie .
 In addition to the socure subkey of worth the contegrated
circuit also contains a read/write ": Attack to the
same size as each of the subkeys. Therefore and the been written into
scratchpad (and verified if desired), At controlled, as a block,
onto
one of the subkey partitions. However, the of one such a Whick move the
password of the target subkey must also he see their
 ADVANTAGE - Provides high degree of scotting.
Equivalent Alerring Abstract US A
 The integrated consult can be exected elected in a battery-backed
mode or
in a battery-closed dimide. The interrete and the secretary (BAT)
battery input, and as made (VCCI) in one one year year
supply.
Two PMOS switches are provided to commet . "" those two pins to an
on-chip power supply 100 und a appropriat of a still a
 The switches are P-channel insulated gate Fills with a width-to-length
ratio greater than 2000. A third pin can alleratively be used for
batterv
input. The logic which controls the 1 IS a three naures that they
not turn on if their respective precisions of the real are low.
 ADVARTAGE - Lac is to require born of form on it of require, laser
writing
or Euse blowing.
                                         TWE: LNTEGRATE;
Title Terms/Indom Form [Additional Works:
 CIRCULT; COUTAIN; PARTUCED; PROTECLY SUL 1 FOR TOOL SECTION; MEMORY
 SCRATCH: PAD; AREA; NOVII; DOWA
Class Codes
International Classification (Mair): 007F-7 4 1 1 40FF-012 20, G06F-
012/02, .
 G06F-012/14, G06F-013/00, G06F-012/18, G - M-1.+ 1, H03K-003/01
                                        727 7 - 15/6515,
 (Additional/Se in New accordance Accordance
 G06K-612/42, /c .. 75/06, 172J-.
364D10902, 3 00000 , 364200000 39 12 000
                                                     H 105000,
 395400000, 3.40. 1. 035402663, 77.4
                                                      1 425000,
 364DIG 1, 19414/211 204216197 : 4.60
                                              100 . - 729500,
 307355700, 30710L011 307 56100, 129
 364218 14, 31.8 7 , 31 mTG.53 3 1212 . 1010, 11.254630
File Sermont: E: :PT+ F11;
DWPT C. L: TO1;
Manual Red (NPI 3-1): TOL HAT; 7. 1-1.11C1 1 . . . C.
... contains past and protect that a pair to be a reference memory
and substruction of more than the
```

Original Titles: ... Integrated circuit memory with verific in this which resets an address translation : gist tr upon fallure to the income transcorrespondences here in admisses and mem my its sill ... Intograted discrit memory with verification in which resets an address translation register upon failure to define one-theme correspondences hatwhen addresses unit memory halls... ... Circuit for an allery a terman word f essimma i mumo **su**bkey... Alerting Abstract ... The integrated circuit last conic hay has a see array containing miltiple low-power memory and it. Command and decoders are connected to receive incoming to the strong access the mamory array. Altress requests are transfator in such a pattern that at any given time multiple partitions of the transpare assimed as securo memories which as a rad accasib A scratchinad that by is diffication one and tion of memory . Data the solutionpoid is work can be now to any arepsilon and it knows ${f if}$ ${f a}$ block move reguest, a more aidd by a common bash of the latter Equivalent Alimbing Abstract ... The electronic . . . ouvide has a an a preudo-random no importantor, conneces of the relief to seed value and to bullent... ... is attrictly for a lot on the sear value, but which in a collinear non-monotone function of the self-alue. The talk connections receive password, and out nutring dame... ... to compare a realived password with a realist of the , and les output of data in mathe memory which the paid ord don to the stored value enables o 'put collist from the... ...The facegrates of mittal to this key in the activity of ey contermin multiple love on the army of Mon. Tummar ad form offers are connected to remain about lar is bu ing an incominthe memory array. It is a the compared that we will in some after a tilt of any given

time multiple of monaph the or are thought memories

which are the second of the se

```
... A scratchpan memory is defined in one partition of memory . Data
the scrattinged mamney can be moved to an thirt part of motory if a
move request, accommanied by a terrect past and is decoded...
... The cleatron's is sinteg and dismit in its a three independently
addressable partitions of some an oxy . It fithe three
partitions
can function as paral. "subkey . Har to a subsequence
independently
passworld-protected ...
... In addition to the secure subkey memory mountaines, the integrated
circuit also collains aread/write "scratch-join namory , which is the
      size as each of the subheys. After detaches been written into
the ·
scrattina. (and willified...
Title Terms.../ln bx Terms/Milliannal Word. MCMORY;
Original Aublie on Date by Authority
Original Abstract
... pseudo-random number generator. Ti the control palsword is received,
the
contents of a line time will be out the the retronic
However, if an in the dispassing is noted to the passing will be
used
. . .
...An electronic ker integral i firm sit which i sludes the e
independent1 /
address bid partitions of scoure memory. Each of these three
partitions
can function and marate "subley." Each in the culting is
independently to the approvedue lateral additions of the appure subkey
memory pastitude, he internated discuit a contained read/write
"scratchpad" mr try, which is the sam with as each of the
subke ...
After dath has we have intendently the spreading (spd deriffied if
desire to it can be great as a block, our to not the reception.
...A low-power section tone you in which bloom he ephratic as are
perfor ad
with at mother and product a transfer of a spin collaborate set
pointers which if it that is reasonable dimately. Family, the values \|\mathbf{i}\mathbf{n}\|
this my dial rest. 6 studies of a classic of the provided SRAM cell
locations in the length term, or leave the challes of thout
performing any value peractions in the arm
                                            on the intle charge
consumption which would be expended to the require of mohal the ord
discharging
```

bitlings as the remark law research at the first schip of

preferred embodiment in turber a scratchpad or mony as well as multiple secure memories : It : " " "). The Art I' ik cormand transfer a block of and first and after the decree into the corresponding blo in the time of him a second tribey, on an emplace the entire contents of a secure wilke partitude with ling the ID and Password fields) with the entire contents of the Coratch... ... A low-power recure memory in which block must operations are performed without extensive write operations. A tran . A haregister holds... ...pointers which affect the address secoding by changing the values this special register, the lecical eddres of the physical SRAM cell locations in the communication of a programme and the continues of the con performing by which sheat and a translation of the performing the performing the performing the performance of the performance ... the thang con angular which had other as secretaring for and discharging bitlinus as the memory of it are and written The chip of the proformed embodiment inche a trace pad memory as well. as multiple secure memorie (multiple "color of the Block command can transfer all soft data from the carchidia directly into the corresponding 'look in thirm within a same or heavy, or can to replace the cutils contains of x . A shortly y is the unit ling the ${f ID}$ Passwort tiells) to the transmission of thems to the character in the Form securat; purposes, the... ... An integrated circuit with a recure new or real in the comprised memory and a circuit which received a twenty form bit command word. least one location in the samery mares of some mere subkey The directic responds to the dommark was right a mend to a memory traducated that it is some in much film a starting address : a second . h. dit. dim. dim. dim. dim. both . true this bit obtypum open point. Main some of not to off a 64-bit field, 1 94 -bit parwirl (isld pro 10) in the Profield. ...An electronic by antic $_{
m g}$ as of disc of a iin an endently addres aska partitions for size me by . titions can function as a signate the high. Fish of the calker in indukar nauga

```
the integrated circuit also coltains | read | 118 118 a. (to.) add11
which is the same size as each fitter, skey, fire data has
written into the scratchpad (and variabled in a linear, it amay be
copied, as
 block move the password the to the bound of the
specified.
Claims:
An electronic key device, referricing a mortage pseudo -random
generator, connected to receive a seel value and to output a number
is strictly dependent on said seed value, it wouldn't a norlinear and
non-monotone function of said sectivate; steenal connections for
receiving a password, and external connect. " . or outgratt 3 data;
a...
...received password with a stored value, a stored butput of
data
from said memory when said parts ride in it is red value
and
(2) to enable output of data is a failer.
...including: exactly two rangely is late to the ontions
accessible.
on the exterior of said each module; memor or imput logic, operatively
connected to first and second once is sill a furtive paralons, and
...said second voltage, depending on the value is a data his being read
from said memory, and the roles meand of the coll after a predetermined delay, determined predetermined delay, determined predetermined delay, determined by a role was
elapred; in
said write ...
...then test the voltage of a latter power of the rest lata bit in
said memrzy according to a minimum minimum
... An integrated circuit, compaining at a set of corresponding
containing multiple low-power tumery cil. arranged in rise and
columns; a command decoder, connected to let elect an activation
requesting
access to said memory areas, we then in the continuous areas in the continuous access to said memory areas.
translation register shiel in a plum
correspondences
between logical momory a read to cell to it assets with each
                                                  .r ding bit
said ind-to-one correspond to the
pattern in said register; ... .. ... ... ... ... ... ... ie tard translates
```

password-protected. In add. inn to the sec and in memory

access requests, in accordance with the bit pattern of said translation register, to provide a block scloot compute in a dices if him, **c**onnected to... ... to select ones of said rous and ordumns of said colls for access; wherein said command and administration of all all administrations requests in such a pattern that, multiple part to us of sail a ray or assigned secure subkey memories , which are only an essible with a correct password, each partition having in indeposient password and at least one partition of said array is assigned as scrutthpad memory , thich is accessible without passwork protection; and the in one of the access requests which said command decoder can in ognize is a bi ch move, to secure subkey memory, request, and in respon a therete said bit **p**attern in said translation register is estered to off not the remiested block move by changing a plurality of... ...if the block move require is and camibility the content password for secure subkey memory portion which would a alterally the requested block moveClaim 9. An interrated circuit, coprining at Two one memory array containing multiple . We some memory sells are . The in rows and columns; a command denoder, which commer de deringle ca translation register having modifiable contents, which translation register **d**efinan plural one -to-one correspond to a intween. In rical memory addresses cells of said array, with this for it was to a reproposed ences associated with a corresponding bit extern in self in ester; andwherein said command decoder also include remissation means which menitors said translation register, and if the site there in sail translation register at any time censure to define a on to-lone on the adonce between said logical new my will see as as world . It is in the formeans forms the and of the letters and ...An integrated countt, or didirecated by the renor array contrining multiplialive power months of line in its income for its indicate and in the income of the indicate and in the indicate and indicate and in the indicate and ind command decolor, connected to decode counts and stin modern said array, thursin said of boilduce include a to the first station regimen, condiminable classes rup on long in the continuo, of muin cells only or malate of our following lural

one-to-one correspondences between logism's corp addictoes and ϵ the

cells of said momenty array, with each of the long-to and correspondences as melated with a length of each of the array in said writable translation regist, in accordance with the letters of said

translation register, to provide a Flook select output; an address decoder, connected to receive said Flook select output, and accordingly to

select ones of said rows and columns at a column and hardin said command decoder further are and access requests for march with a password,

and further comprising a proudo-randon number generator, which is activated

if said command decrier does not ditect a rate r with the password; andme as to menit a the interval of more than a little stable register.

and for or widing a result aspect of the steel in order inconsistency therein.

```
DIALOG(R) File 350: Derwont VEIX
(c) 2007 The Thomson Corporation. All rts. reserv.
0005466544 - Drawing available
WPI ACC NO: 1991-657411/153110
XRPX Act No: N1991-052152
Processing prolog object words in computer memory - by f sting
arbitrary
word in address using remaining bits as pointer
Patent Assignee: THI CORP (TBMC); IN BU: ST LEED (TBMC)
Inventor: GILLET M J; GILLOT M J L
Patent Family (4 patents, " countries)
Patent
                             Applic tion
               Kind Date
Number
                             Number
                                          Kind Date
                                                          Update
               A 19310 % EP 1291950250
                                                1091 520
EP 410236
                                                          199110 B
                                           .. 79891814
US 5387520
                   199501 1 US 1910393629
                                                          199511 E
               ZN.
                                           A 1:00. 325
                             US 1: 12:5353 . . .
               1.
                   19951 1, EP 199, 8502-0
                                            10000332
EP 415 14
                                                          199550 E
                   LP431 1 DE 69027576
DE 600 3576
                                            1990 % 24
                                                          103605 E
               i'
                             EP 199 (3 )
                                             Priority applications (no., kind, 43% : 0 199 2315 A 9920827; US
 198-3/50.3 A . 300514
Patent Lethils
Number
             Kind Lan
                        - ig Dwg Filing Notes
EP 415894
                Α
                   ΞN
Regional Designated States, Original: DE FR GB
US 5335520
                   EN 45 37 Continuation of application US
              A
1989393629
                         Ē
EP 415894
                   \Xi N
               B1
Regional Designated States ripinal: DE NY GB
                         Aroliminan EP 109 a51150
DE 69..3576
                  IJΗ
                                  Page 11: OP1 patent 12:415894
 Alerting Abstract WP A
 The terrhologie is shalls testing a bin of a rhitrary was stored in a
memory to determine sentile and is a point on a succept to The
remaining
bits of the word are used as a point of to an address in the memory .
 This occurs if the bit is set to a value representing an object word.
The
object words are processed in the memory as non-typed pointers.
 AD. NIMBE - Improves overall performance. @(59pp Drg.No.5/37)@
 Equivalent Alerting Most: ut US A
 The planater system over ting method in roles on todicy, thing the
proceduran of the many or distingly and real after into a little
instructurns
which is then stored in the memory of the pretruction
                                                           including
object yord office and interested type dead often All object while of
point a purpoise all a present in all present with the most distribute bit
the diject ford soft to per confilment in the Sill and holing a single
```

(Item 15 from file: 350) * **Do"ble Datenting?

20/69,K/15

address field. All object to ids of type desimiption include a mag field in the most significant position of the object word the tax field having the most significant bit set one one. The step of encoding a prodicate further involves proving a type pointer in memory houng an Object adds somich pointer a litself and is representative of a first will blo, and exclusing using the processor of computer system, the set of instructions . The executing stem further involves determining using the processor of the computer system, the of object word present. The determining step involves loading an object word into a register having the same number of lits as the object word, using the object word of type pointer as an address of an object i£ the most significant lit it the regiment is equal to mert, and using object word as a type lescriptor having a trap field if the most **s**ignificant bit in the register is equal to one. ADVANTALE - Improved add of inclanting the inteffective address of Prolog interpreter/complier are accomplished by all wing Prolog to efficiently employ address that of F-1 birs on sementar whose words made up of M bits. Title Terms/Index Terms / Add in i hal Words: To SIESS; 10 M. GUM; TBUECT; WORD: CONTUTER; MEMORY : TITS : PRITE : AT REATH FROM THE POINT Class Codes International Classiff Antion Police Contact of Character and Character (Adilti mal/Jecon.a) ;: G F 311 -1, GCL1 ') US Claraltication, Is. med: L983785 0 6642 300, 864255430, 3640IG001 File Serment: EPI; DWPT Diants: TOI Manual C.des (EPI/S-X): 7 1-V031; T0.-F05 Proof sint prolog of indu world in a whoter memory -Alertin: Abstract ... The to thorough inches, to time to hit of an arbit . Tep word stored in memory to determine the help of it is a product or a descriptor. The repairing little for the recommendation of the recommendation add: . in the me .. . listed to a value no resenting an oldest of a little of the words are

Equivalent Alerting Alary at ... The object against open ting method involves encoding, tells though our notation of the day place as predicate.

processors in the memory and assistant

into a scale instruction of a nice of the state of the memory,

```
instructions | including | bject with outpressition in type
describer.
All object words of type possible or make. . .
... The trop of enouging a predicate fort which shows at ring a type
pointer in memory having an object address which para sate itself and
representative of a free variable, and executing using the processor of
computer yetem, the set of instructions. The end whing step further
involves determining using the processor of the computer system, the
type
. . .
...while count. The denomining step involve the impantable word
into
a register having the same sumb of this in he country word,
using
the one it word of the pointer at an all a cities
Title Terms.../Index Terms//dditional Words: MEMORY:
Original Publication Lama 17 Authority
Claims:
 1. Nethod for efficiently | cess a lije more as a moved in an
arbitrary word in a computer memory of a light a thouse is of:
testing out of the appropriate in a process
detan ine
if it is a printer or thus a lift and the contract alming bits
the albeit approved as a point or to an about a but or emerge if the bit
set to a value indicative of an object cori...
... A morth dofor processing a prolog object on mained in an arbitrary
word
in a computer memory , r ii usthol charact rive become steps of (a)
testing a single but of the print ry of the criticipale bit
is
set in a first present with a reluncial () in ...
...the learning bire and of the colors and colors and in
memory if the simple but is a factor of the state of the
(3U).
... A more all Emperacing the mother of the law as the corp. a
memory
and residures, no enscare a satisfic featured in the result of them a Prolog
pro m. , in in latter into the contract many
object words, communising the relative state of the processor
```

the computer system, an object word into x + i ster \mathbb{R} ving the same

number of bits as the object word; using the processor of the computer

system to produce the object mord of the tyre planter as an address of an

object having no ter field to d having a single coss field

20/69,K/16 (Item 16 from file: 350)

DIALOG(R) File 350: Derwent WPIX

(c) 2007 The Thomson Componention. All sits, and my.

0003228161

WPI ACC NO: 1984-085053/151415

Image processor for photomopies, faccimile transmitters etc. - has processing signal indicat, with ascociated both and, and required signal

memory

Patent Assignee: CAMON KK (CANO)

Inventor: ARIMOTO S; SHIMENU K; SHEMTZU K K; YANDA M K

Patent Family (21 patents, 4 countries)

Patent Family	(21 pat	cenus, 4	countries)				
Patent			Application		•		
Number	Ki nd	Datio	Number	Kin I	Date	Update	
DE 333,0557			DE 3 1 1657		14 30 1	_	В
JP 5 72300	A	1	JP		200	198422	E
			JP 1502182015	,			_
			JP 3-2167243				
			JP 10 1 1 1 1 1		1 1 1 1 5		
GB 213(5).	7			•		100423	E
JP 59075754							Ē
UP 39073734	<i>A</i> .	7264 952				190423	ŗ.
			JP 1 − 2182.11		4.1401		
**			JP 12 137 45			1 00 400	
JP 59075755	A	19840; 3	•			198423	E '
•			JP 19401824 15				
			GP 13 PAGE 1		21.0		
G B 2130857		1962/103				198716	E
DE 333565"	; •	\$ 9 M . 2 ~	DE ST SET		1 . 30 45	199001	E
DE 33 + 93 7 1	, 2		Pr. 1 5 4		3.7	199142	E
JP 51 224	λ .	39.	्राः । पुरु			199346	E
			JP 1 : 11		101011		
JP 52/5241	Α	19901015	JP 1/2 17/2 -			199346	E
			JP .				
JP 52652 /		۲,	7 -		•	199346	E
	• •	·	JP 1. ↔ ()/ ,		2 210 2		_
DE 3348475	7.1	- 0.43	5	•		199347	E
DE 3340473	2 3 L	* w *	Ln 3. v471.		These of	100041	ш
DE 3348; '6	7.7	1001	DE 339-757		4635 - 3	199406	E
DE 3330+ "	ند ه ۵	1774	- MG 3337 (57)		- · · ·	199400	Ŀ
HC F1 CCDDD	n	503455			: 0 30.7	100500	П
US 5369733	A	19541			19 300. /	199502	E
			778 100 1911 v. ·		1 - 60 mg		
JP "' = "					•	199511	E
					٠,		
DE 30 4311	C2	1: 15.1-19	DI .		•	199623	E
			D.				
DE 3.4.	3'	*	DE ·		-	199945	E
			Maria .		u : ,		
US 53779 ·	A	; 4 . ;	12		• •	199953	E
			÷ **		•		
					:		
			UD 10 -201701	ă.	· · · · · ·		
					-		
DE 3345 176	. 7	1	· · · · · · · · · · · · · · · · · · ·		- 2	200004	E
	•					20003	
US € 1751	•	•	**			200165	E
00 0. 70	. •		- \			00.00	نا

```
US The state of
                           JJ .
                           UN 11 | 1.25241 | A | 1 3.01.01
US 6329979
                 20011211 US 15 5535752
                                         В1
                                                     200204 E
                           US 1 . . 1
                           US 1 - 50 1
                                          za krita dist
                                         A 19931203
                           HS 147 21721
                           US 1 39 :197 11
                          105 1
-19321018; JP
                                                ~ 99./10003 A
 1993. (6 A 19 7000); CP 199310
 19821 1; JP 19821 21 - 1982 - - 1982
                                                   .9821018; JP
 19101/ 235 A 121/11/21: 32 1001
Patent D tails
Number
             Kind Lan
                      Pg Drg Muling Notes
DE 3335887
              Λ
                  DE
                      103
                          .: 8
                               Dimin a of anyther to me up
JP 5265190
              75
                  JA
1982172935
JP 5265291
              А
                  JA
                               Division of applient in JP
1982172935
JP 5265292
                               The least made of the CP
              Α
                  1.1
1982172335
              7-1 1.11
                           1 4 (i) 1 1 3335657
DE 354841 L
                                  La. n of at the H 3335657
DE 3348476
              \Lambda 3
                  ЭE
                            10 ... Life . of http://www.de de 3335657
                               US 5359733
              \mathbf{N}
                  EN
                       57
                           18 Continuation of application US
  1903574982
                               santing time of all ation US
  1956971069
                               I wish a of application JP
JP 7005959
                  JA
                       13
              Α
19821 .20 +6
                       59 IF 1991 to a common DE 3335657
DE 37 :. 3
              1. 6: 12 t : 33:5657
DE 3349415
                 : =
              C2
                                   Lance for the 150 months 3335657
                                  imion i at .o
                                                  0335657
                               US 5007.04
              Z
                  EN
                                                 dan US
  1. 4 36982
                               Territoration of plantion US
  15 77170538
                               unstile sties of typlication US
  1:015 1310
                               This is the controlled mich US
  35.1. . 21
```

Division of analymatica NE 3335657

DE BORDET TO CO LE

		Himlainn of patient DE 3335657					
US 6307540 1953536982	Bl EN	online firm of application US					
1927110538		Continuation of amplitation US					
•	•	Continuett of afficial intion US					
1990777310		Continuation of application US					
- 190301VD1							
1994197451							
		0::::::::::::::::::::::::::::::::::::					
US 6329970	B1 EN	(writh ation of application US					
1963536982	DT WA						
1907110538	J	ormin tion of oplination US					
	J	Communica of an intion US					
10.05310		Constitution of the Mintion US					
190321721		pivist a of application. US					
19941 - " ; ; ;							
		Throis compaters, UP 5977954					
Alerting Abst							
An indicator	is provided for an	y as it swestgred information,					
relate to							
image processing. A keyboard is assonable with the industrial and a							
	required informa						
A control dev	vice operates the i	ndication of important mission for					
		enum' .nditu.or may be unovided for					
further informa	ation signals is r e	equi: differenti i : to ticals					
displayed by		·					
	cator. Further imag	e process og iskurs og i provid ed, -					
while							
	res such im ut sigr	mal: The ign by in the memory may					
be							
		system in and the recution and is					
suitable for facsimils equipment, provinces a torque dessors.							
Economic Property	lerting Abstract D						
-	Equivalent Alerting Abstract DE C The impre processing system has a long to be about it in a cring the						
image							
proceedit parameters. Hash of the in only from (177 a used for							
sever in the series function. The or in a fraction and dated by							
an							
associn' disg	play (202). Thi f u	inction of this to them ach					
oper							
	key (211) with the	e for any firm of coming					
param ()							
enter Tim nucrossim up with of a Trust of a 17 car							
	inajo o o ing pa	h. number					
of		of a solution a comb resociated					

stores was read out by operation of ; selution of a, each associated

with a respective store. Difference to a limited to the extered image processing parameters may be held in different storage lengtions. USE - For Delecting copy format of edgy file to file to pier. USF - 'pp) Equivalent Alerting Abstract US A The image processor out to comprise out fatter and a serier which are mechanically and front conclly separate as such mamba that they used independently of earl other and ti n**sm**i ki n of infold the ... is possible in between. The reader is unless an excrating unit which cooperates with the printer to perform the functions such as the imag: operation of the image transfer and the chief esetting function and the image quality processing. Sundian, in addition to a function of a communical copici. In appealing the consists of a purpose in portion, and a soft key portion which is now if for optichal creating the copy transfer functions and Lavitt functions and displays corresponding to the keys The U. Taya and Intedite display a probable of the accordance. in coope no movith a deliver, CFT and complete to the innocion key preset portion is used for majoraring, read to be intentioned image. functions and having a contained must be a key. In the ws and onn's make a display the key displant conseque leasts the the earliest Title . > 8/Index Terms, Justional Mindon : WGE+ I+ No. 1 etc; PHOTOCOPY; FACUTILLE; TYAMSMET; PRICESS; STGYAL; FULLCATE; ALS CLATE; KEYBOARD; BEN TILL MIMITA Class Com s International Classification (Main): 730 5/00, 406F-00 /00, G06F-, 7101 1/5/00, H04N-001/10 (Ad H. Lumil 'Securdary): 0110-003/16 (D.St. 117/5), 10000-011/00, G06F-Harm In Hi, H. Wenning H0417-10 US 7. * * (481 h) In 19... 1 +10 309081000, 1.00, 14.1 1 1 7 1 7 0 25.1000 24 (1777) File for both Europe HDI-: S : [Ta; PT - . . . ;] ** DWFI Marn: l 3 . . . -. : '7 . .); ...h a second signal in ligator we arise anythened, and requi. i sign .. ·

All ring a streat ...i raphits + .. mal ... will my melated to

...someter display if by the times in that the Murrian image processing inputs to be provided, this as we say three this input sugmals. The signain in the memor, may be charged by a special degine. The system enhan i mach open del nondo la sultable. . . . Equivalent Alerting Abstract ...processing system has an input for cutoring the image properties promete of Each of the function of (201) is used for covered different forms us . We continued function indicate. By an asunchate, simplay to 2000 to 2000 the still a litered aftc: each trention of the instrumthry 22 to 8th the full state image process a parallet me on the great large sure in medication key 'The image processes system compaint to the interested a coader which mechanically and functionally separated in such a mainter that they can be used in Lorensently of each other andb twaken. The reader is it has an or rath a unit which is therates with print recorporate many of a lord that the time function , the transfer function this present for this colling image quality at innounce form, in the colling and it is suggested. conventinual oping. The operating the nature of a preside key and a split weigh portain a white a is used from a lemality one tring the copy. transfer functions and having function bys and displays correct in ting to the Payment ...Inbels and meshages to a user in a operation of his diriver, CPU and controllar. I function Fry preset key problem it yes if for a reginue: 13, reading of meditions in I was than one doubted a continuous mode into a key, preset by and prout the listers made though to... Title ". d... In the Comme title. The Market Oric: I shall ation Latethorat Oricha described

Origin | Description

An interpretation of the substitution of the

```
function, the large transfir function to protiting function
the inter-gradity processing function, in addition to a function
a compational replace of a sperarior will and I as af eveneral
purp.
key year or full result in the form that they creating
the
copy to lifer functions in having the law seems in displays
cores array to a few files as well as the second explay key
label to messages to the time and the same it. Each to ., CPU and
controller; and a function key project her port in which is used for
registerist, reading and rescribing the improvious core functions and
having a standard mode return key, includelys a time retukey
displace/3
corresponding to the reset keys and . . .
 ... An im yo per lessing system comparious and inter and a reader which
mechanismily and functionable speakted in with a manual they
be us independently carbonic and the transmitter of image
information is put like turn letvel. If it was a fall of the and perating
unit to the state of the product of the same at the same such
as
the imaging puretime on all and the opening and
                                                                                                                                                                                   Lor tion, the
presenting fragmon and the page made by promotion, in
addition to function for convert \omega_{ij} , \omega_{ij} , \omega_{ij} and converting
unit
constite of a denoral purpose komporation; a soit key position which the
used for a minerally error of the compartment for the stippe and having
functions began and display of presentials and the land aid.
disp y.
being and this to simply to about the second in
ccope "' . ..
                                :., & .: le
                                                                                                                                      with
portur :
which is sed or row in g, row in the second of image
trai...:
function and the second second
pro
key it. lays corresponding to said reset here and was tell to display
the
reset...
 ...An imperposention of empower it is a series of the little like which
mech ... while the first t
                                                                                                                                                                                                                that they
can 🚶
                                    •• ••
                                                                                                     the transfer to the second of the
  u. Y:
                               .. ir said i
                                                                                                           .L .
                                                                                                                                         77
                    C a p. .
the state of the s
                                                                                                                                                                                                                            ∴∴e
pres that in further in the image of the property of another ,
```

opera: inc

```
addition to a function of a count tion longist. Sold operating
cornints of a general progress kepty rmine a pof by retion which
used the nationally radius the con-
                                                                   the transfer and having
function keys alrisple correct in a cold to a conditisplays
               jted Hitple & Jah Lone
COT fatt
                 217
with a liver, CPT and controller; and a facular kind point key
porti n
which is used for registering, reading and relating the image
functions and having a . In hard mode rem in key, preset lays and
presci.
key direction and the first said that the display
the
read position...
... In the geographic rate a complete state and intermedial leader which
modified ally are functionally so the sum in his contribution
Can in
used independently of each other and the canomic sich of image
information is possible therebetween. Such reader includes an operating
unit of the currectance with the print rate exflict any functions such
the is coperating function, the same rans's common , the
prostiling I hat on this imple in this issue whation,
in
addition to a function of a contrational applementary operating
undt
consists for monoral surface kern still a soft by a small which
is
used for reticability age on the contact of five functions and having
                caeys and district ourselve lines of its control displays
               inted to display by lab ... nile of the control of the in-
bearig
CCC; as - - --
with a littler, IPU is out there as a reserve that high totakey
which is used for registering realing of restrict the image
tarai.si
function of the first state of the following f(x,y) = f(x,y) and
pro. ...
kerring layer concrease on a said restricted and a layer to display
th.
re ' :: ::
Climans
...in the state of the state of
                                                                                       : ? y
                                                                                                                    ble
politic.
which I derable to imput different in their dors in different
stage
  of additionaction to the stempt and the Highly to be for
displaying information the malarte to the executions to input
of the mullipromable lien with a many and all tor said
\mathbf{p}(\mathbf{z}^{n}) as \mathbf{p}_{i}
```

irpur. of an instruction to like anid deshing more to all ignored information in and thereby the label to information the comment substitute inst for the unusually of mode provides the following information bein t displayed in such a manner that it positionally occurrence it to said manually operable portion. In image proceeding system having an operating section which includes a manually cparable port or which is year he so upon sub-listructions in listration at stead of the instruction to the and on active display we as for desplaying formation which relates the substant of its and another the street portion and white the companies of days are the ois to reprovide**d a** : contain and open and discussing out in a consaid disp is came to change the hisphayer into a tire of them by the label indic to the current sub-instruction for which the lot of ly operable porti n is operable, said information being displant in such a manner it is initially come purely to sa imagnative perait permit on. An apparatus for Clustic on apparation of a goffa phonocopung menhing does not be great mentile at ion/release apparatus . contain a server the proof of the fine determination means f. determinate anniel was land even in edica as size et an <u>i</u>ពភក្ being reproduct a copy part size; as the meanar armoring in responding memory locations application is and of it words indicate boff a notested opposition in /n to communicate the contract of the c . . . and the size of a reproduced image; a set of the war inter selecting respondive one of the moment locations; or pair and or many f reading the data word stored in the resemblive selected memory and the firsting first a state of the information of the part of coeffing to m noll of traviadum to the stury for the easpect we more 150**i**i. oran i di lilija di kalendari ar di biran na satio in a Str., ' at level with the large of the second on a ...emory j means for more many the gr loc: · and the marking from that he headship in a color medical rp color in the no rhanging the data of the problem of the control o i:.. the requification countries as: ar the profit hically relations and prigamed a tylion of the color recording to erial,

```
comprising talleading unit for optically relating the original image to
   be
   reproduct Jon the short of the rose line to the limitary means
   havi:
   a plur lity of displays regions or the following a flagry of stents,
   and
   for displaying plural in amonal information relating to one of i) a
   single it reproduction we taken to photo.
   Luco requiding to the lity of all a consition of aid display
   meanson's tional input was a lor ing file and little late this half
   inform for, including the imal information for denominabling
   represention
   of the riginal image on the ...
   ...corresponding to the nly elity of mesit one of a id administy of
   inpu:
   means and being physically separate from a diplurality of input
   means rountend seams in in itsing to include that this station selating
   to
   the single into a product of the caracters to be called a label reproduce
   the
    . . .
   ...sh was father recording to emial to make a total or all plurality
   O :.
   input to but, the limit formional only to be contrabilling to
   d នៃទូក
   cont are despensive to a reconcular the contribution of income and a fine of the distribution of the contribution of the contr
   mean.
   corresponding to the display position and for contrading displaying
   οĒ
   an ad Itlanal message term ring input of militimal innerional
   information from said . Thread the stance of steel it's single image
   preduction is atically a
   ...the regimal image on the sheet of the recording moves hads
   ежеси зі 🗀
   in an all not with the instead from the Properties of me said
   plum in a country of the impute of a second in the name
   from additional unjut this an uran the means for plinto-
   ele . 'ly
   trans mong an images...
    ... lumns road by said in sinch unit to the Lord of all sour iding
   mate:. I
                       orraspolite to the finite of being to meaning
   tic file
   a of .
with the injut function of enforcement in the injution ditional
   function in small .
   ... It's ap to price op more adisplay
   unit
   for the full pictural so its male input
```

is in lier than the number of parameters to be displayed on said displan unit, wherein said fisplay unit is day all of channing the displayed contents and display to theral kinds of paratters for the information processing; memory means for storing a standard parameter group which incluius plural kindo of persueters... ...en de the single in the fier place. Into thater 1 the said regi. . . mearpa: maters as a parameter group necessar for executing one information processing operation in response to a relictor in unation, said monne registering the probabilities of providers using an operation button operation; display for the reams for controlling a risulay on the discity scre . . . accordance with the register . . Trustim so that a guidance mean a information is displayed at peace in on the ele-...sele t a single one of said plural inproceans to write the para: ... 6. gree will be registered operate wid to the controls tina

direl make the display a material such that

```
(c) 1 C Tic Thomson of or Fibrary 1 contract from the fibrary 1
0003037248
WPI 7010 NO: 1934-147821/200401
Related WPI Acc No: 1987-356745; 1984-14787; 1984-153991; 1984-172414;
     1984-178193
Microcomputer with multiple-register proces r - has addressable
locations and uses instructions having same bit nike and format,
with
reduced decoding delar
Pater of Arrigher: EDWAW . J (EDWA-T) + FMI (INT); INV M D - +
 (MAXI. I.,
    STITE FROTEONICS I TOTAL WITH THE DIRECTION OF THE STITE 
Inventor: M.W. DS J; R. .. D; MDF C ...
Patent Inaily (20 patent ), 7 Junuar of
Pater L
                                                                           woi waifiqqAw
                                       Kind Date
                                                                              Number
                                                                                                                    Mind Date
Number 1
                                                                                                                                                           Update
EP 11 442
                                      A 19340613 EP 15 33070 -
                                                                                                                   A 1 × 31113 198424 B
                                                                                                                        V 30135315
                                                                               EP 11/330701
                                                                                                                         Barrell Commence
                                                                              Fe 4 30
                                                                               FP 19-33670
                                                                                                                         I\Lambda
                                                                               FF 397 - -
                                                                               म म
                                                                                                                         23
US ... ...
                                          T_{\mathbf{i}}
                                                                                                                                                           198730 E
DE [
                                          G
                                                                                                                                                             198742 E
DE 3
                                           G
                                                                                                                                                             198743 E
US .
                                          A
                                                                                                                        US :
                                          A
                                                                                                                        7. 31.15 198809 E
DE .
                                          G
                                                                                                                                                             198815 E
DE 🕓
                                           G
                                                                                                                                                             198828 E
EP 7
                                          12
                                                                              EP 34 7 5 770
                                                                                                                                                        198838
NCE
                                                                               EL 1 (3)
                                                                               F_{i}^{*}
                                                                                         ) j.
                                                                               шP [ (1920) ) (
                                                                               FP
                                                                                              33∈
                                                                                              120
                                                      C 1
DE 🤃
                                          G
                                                                                                                                                             198844 E
                                                                                                                                         6.710
US ·
                                                                                      √`59£ <sup>*</sup>
                                          T_{\lambda}
                                                                              मह
                                                                                                                                                           198916
                                                                                                                                                                              Ε
                                                                               UC
                                                                                                                                       3739101
US :
                                           A
                                                                                                                                                           199046
                                                                                                                                                                              Ε
US
                                                                               * • .7
                                          T_{\gamma}
                                                                                        : -: -:3. · · ·
                                                                                                                                         元 :
                                                                                                                                                           199130
                                                                                                                                                                              Ε
                                                                                                E 100
                                                                                                                                          12 19
US 57
                                          Ą
                                                                                                                                                           199337
                                                                                1 19 - 38
                                                                                                                               1 - 31/19
                                                                              1 3 3 5 7 70 -
JP (11 151
                                          Ä
                                                                               P 12.2
                                                                                                                                                           109442 E
                                                                               JF 1 4031.3
US :-
                                          A
                                                                               じこ
                                                                                           3 tr
                                                                                                                                                           199543 E
                                                                                            45° E.
                                                                                S
                                                                                              J6')
                                                                                                                                                 30
                                                                                              360
                                                                                                                                                 15
                                                                                              355 ;
                                                                                                                                                  199612 E
                                                                                              69E
                                                                                              36(
                                                                                             ∙36∙
```

20/62,7/17 (Item 17 Erum filo: 370)

```
US 50 10 A 1930 04 TO 13 1 355303
                                         A 1 11116 199620 E
                                          US 12 797 3
                                              37 - 30
                           US COMBINE
                                          Α
                                          \mathbf{A} \longrightarrow \mathbf{A}
                           1 15° 15° 1
US 6414343
                                                .16
               B1 2010701 65 1
                                3573
                                          A ?
                                                      200248 E
                           $ 1
                                          7°,
                                693 **
                                                . .09
                           i .;
                                ·060
                                                 730
                           ij.
                                ·366
                                          . .
                                                JJ24
                           UC 547
                                            ...1507
                                          ..
                                8330
                           IJ
                                                303
                                          .:
                                350 .
US 21 - 4 - 1544 - 7.1 - 7
                           ſ.
                                                16
                                                     ^30316 E
                                393 3cl
                                               1209
                                          ĺ.
                                             1 11030
                           TH 1 --- 160-306 -
                                             : 524
                           12 1 20 36 94
                           A
                                                1 007
                           (8 10055345F
                                          A . 1 0 03
                                          A : ...( ....
                           Prior ty applications (19., king, c te): C = 2003373 = -3 - 19821126
Paten  Details
Number Kind Lan Eg Er; Milit Mores
EP 3.1. 5... A 1.1. 107
Regional Designated at the pringing DE 1 B IN IN 1
EP 11 a. b.
Regic al Designated States, Original - DE FP 4B IT NA 12
US 52 1693 A F1 41 18 Continuation of Abication US
   10-2553027
                               District of application US
19869 8380
                                Divisi of pater is 4967326
                               Davis with application JP
JP 61 0551
              A 37 45
1983231453
US 51 24 11
             A :: 41 3 Cont. Lincf : Alcation US
  3 3.3027
                                Mivist of eggl. Thion US
19865 /
                               Division of application US
1990
                                Dividich of path: 11 MS 4967326
                                mayi ni pat ni 5243698
US 5491359 A
                  EN 42 18 Anth: React plication US
   19:3583027
                                Divi. . . f app? fion US
1986 5550
                                 ivi: farali tion TS
199°
                                tivi or
                                                 US 4957326
                                                 C 52-3698
                                i va riicii
US 57 14 / A FR 40 10 10 Date that then the contain US
  1.1 35 53027
```

```
Division of application US
19861.18381
                                  Divisi : of application US
1990017014
                                  Divi.: Li na'r: US 4967326
                                  mivdai of year US 5243698
US 64113€3
                                  Continue tion of a Midation US
                Bl Et.
  15 1553027
                                  Division of application US
1986938380
                                  Division of application US
1990633361
                                  Continuation of application US
  15 +366489
                                   Tonting of macfaphication US
  19754 0295
                                  Divinion of patent US 4967326
                                   Divided to the US 5243698
                                   Juntin tun . 5 ; tent US 5491359
                                  Conting tion of a dication US
US 21 .1.34544
                Al EN
  19 - 133027
                                  livisl of app - lion US
19869 2330
                                           of anyl waion US
                                  Divi.
19906 15 16 1
                                   Conting Figure 1 and 1 cation US
  19 67189
                                   Continuation of application US
  1995472295
                                  Monthson not plication US
  152 77 925
                                   Division of harman TR 4957326
                                   Cavisi .. : para
                                                     UG 5243698
                                   .onti. ni n di 2005491359
                                   Continue of etent US 6414368
 Alerry Abstract EP A
 Thus, a cocomputer comprises a processo of a money, the processor
being a lo to execute a number of operat?
                                          ni. month in to program
instr to as . Each instruction is of the size and has
the
same format of bit positions, predecember 1000 being function
bits indianating a regulard function, the same mined positions
cont. In the designating filts.
     essor includes a number of regional in a medded by data
transfor apples, one being an operand regist ... A to a sary memory has
location to respectively receive the force in the bits. The transfer uppts, includes circuitry for I of the struction into
tempt is remorp and for loading buts in the memberary
```

```
location into the operation register. . der to provided for
controlling
the transfer appts, and regesters, a list gons: the function
bits
in the first temporary memory location.
   Equivalent Alerting Abstract US A
    The microcomputer system comprised a single integrated circuit device
providing a processor and mamory .
    The processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is arranged to execute a line of the processor is a line of the processor in the processor is a line of the processor in the processor is a line of the processor in the processor is a line of the processor in the processor is a line of the processor in the processor is a line of the processor in the processor in the processor is a line of the processor in the 
in
responsitional program consisting of sevilal instructions for
seque ' '
executive by the process ru
    Each instruction in union a set of the contain which designate
a
required function to be a cutod by the
                                                                                     essc .
    The riccessor includes several registers ith data ransferred to and
from : : egisters.
    Each instruction is received and loader and le del into the of the
processor registers.
    Data transfer and registers regressive to the function bits are
controll , to cause the tremssor to open to in a one use with the
functi : bits.
    The memory comprises an array of memory cells providing at least
K by: A RAM for starily a program to be executed by the processor.
   AD IT AT - Improved eith lency as ithm ... it of a encomputer.
    AL ..... - (41pp)
Equival at Alerving Abstract US A
    A whole it is establish which the a compart the process,
comp. It notestal address All memory is minns. A tiret legation
is court in d in a first register employing the or nor i second registers
for
storior minimizes or contribute within research to the response.
      In classifiers form the memory are changed in a suddence with the
program, each instrumula having a data time a function
portion "he function purrion has ats and limitate a selected
function is from a set of a lineable limits of . The compation set
incl
a tij
                    o finalti rolli or the postruor sollia of the data
por:
haven it length last that the number of
                                                                                     in a which would be required
to
adding the proof of each of the riddress ole
                                                                                     ****
    T^{**} of a Tagreson in the integral {f c} and {f c} and {f c} and {f c}
avail ...
mem ''
                 : 27.
   I..
             #!" - - - <u>₽</u>; ;
Equipment willting of the SS Ass
                  \sigma is simple to the first \sigma . The state of \sigma
Prc ..
```

```
can be torcd in the on-chib RAM. One lor a wariable of each process
 execut i is a morkspace planter (WPIL), and each product has a
respond a
work as identified by its VPTR. For each is class, didressing of other
                                                                                                                  i iz možež ii. a
various is a latine to the unread 'PT'
WOYME
point thegist r (MPTR FF). Memory add to be built are formed by
comb. The the continue of the help
                                                                                                                            racylla in and the
oper an
ˈregi ˈ .,
     or a concents of the 7 hogister and to gran in girt r.
                                                                                                                     . achieved by forming a
      Schelbling and descheduling of pr. esset
 linke
 list within the several emergraces for the
                                                                                                                      : ive
     prometes. Hach work pain identificather
                                                                                                                      rkspan, pointer of the
next
process to be executed. Hash workshops could use in a mory the
 identity lion of the next instruction to
                                                                                                                     - granur lifum timt
 respe
 product. Hach microc applies this can be a to be a city to other such
chips the reductive part of only too will be the three rectional
chan: " Let' chan it him is two region and to be east
 ident intries and one for Ata. Commic . ... are symphosised.
      (4.
 Equiv ont Alerting Astraut US A
      The Lordonnouter comprises a meaning and a precention of execute a
 number A temperatury . As a and have in them. The
      mid reputer include a dation for indicating a recompanions as
 well.
 as a fillection of process a maitile execution. Programs may be added
 the or lation. A next process indirector lateral before the
 next.
                  prou
   As a choose they are to the spin from the must be truen
                    and proceedes to the name mit ocon to a or introcation ad-
                  romess. The syrolic simplements sche
                                                                                                                    promising it to
 micro
 collection or Lemminating (Recution of the current process.
     (4:::
 Equiv John Aldebing Abstract to A
     The rule hod involves communicating lata between purchase in an array of
 compile. .
      The season chip will a my marallar product at real an on- hip RAM
                                                                                                                             o ny rodesam indontrina a lir
 comb
 chan .
 rej na na na
                    or and restricted a production of productions.
                   naka in ifi
                                                                                                                       ici : , . . . an
 sync.
 arra;
       Eac
                       real and a significant received
                      of it is not made income and data portions.
      Co:
                       From the distribution of the second contribution of the second contributio
      Sc:
 formi:
                          officers in the control of the second of the control of the contro
```

active process. Each workspace identifies the next process to be executed and the instruction for its whops result ADVANTAGE - Enables a sputer to operate a naurrently with other computers. ADVANTAGE - (AC, p)Equivalent Al Stine / horas to Mon A In the system different child ordered ons a microcomputers on an integ ated circuit chip with an on this remore use light traitmak this holds a sequence of instructions for exclusion by an in-flip processor. The RAM is platected from a ise from on- in transistors that operate independently of the PARL Generally, the configurations involve or relate to a substrate, with first and second isolation maximum, or first and morning isolation whats, communications ADVANTAGE - I similar di tale neof net vombe e microcomputers with rapid communication between control and processes Equivalent Alerning / Datra " US A The microcorpice include an interrate of all divide with processor and memory and or munication links arranged to recycle non-chared connections to similar links of other mich and pattern the links include mensage number misurion on promit a reation of use make on microcompt eres A circuit control to a late arransfer devices an arransfer devices an arransfer area responds to function bits a cause of a class to the in accordance with the bits. The function of the sudge on or the functions which cause control circuit to 1 a section that walters into the temperary memory of communications links. This is so that mes are transmission through the links can be a nchronis d. ADVANTAGE - Provides opid sommunication len en contracent processes. Equivalent Ale vina to which a A micros of ter companions and an anchip memory on a single integral form to the distribution of strate of semiconductor material of a trust product of a color of memory comprises storage locations includes a him consist TAM of the Eye of a waving at le st 1K bytes of storage, said locatemputer including: 'a) an inclustion of curtit for Scholing instruction str are · it sin · locatums to could grow ir :ctic (b) n instruction distinct in ruction storage lo ni si no ellor pai instrumento from bid locati n., c) an introduction in resist of instruction

receiving circuit for decurry in the forcetion or seived by said instruction receiving circuit: (d) a plurality of on-chip translators (prising circuitry operable independently of the operations of said F (e) a first isolation refer in rold such ate, said first isolation region being of the same type of material as that of said substrate and containing all of said memory cells of slid high fencity RAW array; (f) a second isolation - gion reparate from add first isolation region and being of the same ty a of moherial as the of said substrate, said ${f s}{f e}{f c}{f o}{f d}$ isolation region that drift ${f g}{f s}$ me ${f c}^{\,{f c}}$. It that is term which are operable independently of soft generation for all led; and (g) isolation means and in the insubstance for contating said first and se fond regions, the turn of distributionsity is located in the same as said independently operable trundstore or is protected from noise to independent craration of said fransist of . Title Terms/Index Terra/Additional Pords: C.FROTTHETER; MUNTIPLE: -REGISTER ; PROCESSOR; ADDRESO; MEMORY ; LOCATE; I COTFUCTION ; BIT; SIZE; FORMAT; REDUCE; DEUCHE; DELAY Clans Codes Improational Classific learner tribute IPC - Level Value - diture characteristics 7 7 100F-0015/78 A 1 G'SF-0015/c^ A 306F-0009/30 A T E R 3/96/1 300F-000 /318 A I H 7506 A I CUEF-0009/34 A T I R 300601U1 G05F-00000 155 A T GUST-0001/16 A I 1 2 10 10 10 LC . G060-0000/48 A I I 1 060101 Clad-0025/11 A 2 3 HOLE-0021/TSI A I I R 20 A-101 FOR 15-0021/01 / A T L F DOMEST ENTE-0027/04 ... TOTAL ROPERS CUTF-0023/76 U T 907F-0009/31 C . F < 31 G037-0009/312 J I I I I I I I provided to the support of act 1-000H/45 1 0 GII - C I 727 4 C 1 L . US C'asii inim, I am ' DT '544CU', 314DEG001, 1 % late1, 3951 in mui, '59,0000, 11.1200 3 50 537£ 517150001, 1 LTG -1, 1 1 1 1237 U . T.J, ...1239000, 37 - 77140, 361244000, 1241 16:239400, 1:1240.10, 14744601, 47-1111 177 173, 224255500, 1254 557. , 34 77 145.5. 7, 14271000, 1267

364371300, 364271500, 361283010, 3642817 364281800, 364284000, 364234400, 355400000, 3 mD15001, 564229 70, 364229100, 364230000, 364230300, 004231400, 194231600, 34232800, 004212940, 364252400, 364 62810, 364271770, 31417125 1 342717 . 3 418.500, 364281400, 3640 1:00, 195325% h, 1 in -130, 135375 -1, -3 - 4202800, 395 1 100, 3 5000 , 174 117, 54241 1361 31300, 3 6124 11 17 10 , 257371 31. 4000, 313040000, 19, 573 3000, 250 3000 | 25 156 30, 17 El-003, 17 2010 | 727 1000, 12014000 File Segment: 191; DWI I HILASS: TOI Manual Codes (EPI/S-E): IDI-F13 ... has addressable memory 1 matters and trees instructions having bit size and format, with reduced decoding delays Original Titles: ... Laration set for a morning metatric... .. Illi recombuter with your in the functi Alerting Abst of ... The riggerm stempth will be approcessor and a me try , the power note to the movement of the error of parations in response to program through the Each distribution to of the san... bit size and has the same format of bit cositions, predetermined local long keiner formation with all matters of regular anotion , prodetermined positions of their desired in poits. now were of an rishess is the moment of by dotain another appoint one being operation gistor. At the meaning the land of has the first ectively recent the function of the first the court opts, includes circuitry for all set it incurred on it 'but myorary memory ar: • for a realizable with the second or a praise than a location into the open as region see that is given differentiable the transfer **a**pj : : : . and redistors, and in reservoir to the firstline hits in the first tely arry memorry a lat ... Equivalent Alerting Abstract ... The mich and the system comprises a singl integrated direction broadling the passor and recordn. three is are uned to the solution of the number of the ratio of he data in the contraction of the contracti re. : semment il ex with the production of the contract of the The state of the s . of rrie littu.c. designate ${f r}$ e justical for the first ${f r}$ e ${$... For instruction is not if it all load and loaded into one of the promusor registers...

...Data transfer and registers to possive to the function hits are controlled to cause the protect of to operate in accordance with the function hits...

...The memory complis of arms of memory office providing at least one

Klytes of RAM L : storing a program to leasewited by the processes...

... A workspace is comblished within the compression several crestable memory to this a A first to ation point r

is contained in a first regi ter employing on or more...

... Instructions from the rear years obtained accombined with the problem, each instruction having a data portion and a function postume. The function portion has lits which indicate a relected function from a set of olderable function of functions set includes

a types of function ..?' I if the instructions . Each of the data positions

haves a bit length lius than the number of lits which would be required to

address directly east of the address ble corp locations...

...AP TANTATE - uncreyind operating speed. The ifficient use of available

memor cyase...

...The imigroup mountains under sea of PAM, Religionary and an ALU.

Progration is because in the resolution RAM. The last lawrence each to produce the control of the resolution of the control of the c

... relative to the curr . MPTR, which is at sed in a workspace pointer register (MPTR REG). Memorin address locations are formed by combining that

contents of the work pace point in remister and the ...

...id stiffles the reliable pointe. If the rate process to be executed. Each reliable contains in the ray the lateral formation of the next instruction of the resolution of the next mistructure to be adopted in that anyspection placess. Bath mistructure that

number 5 mile rinks produced a large of the street of concentration of the street of the on-chip RAM continual for a street of minimum to make decreased and indicate a linear of the street of the st

...() thank hit bin. instructions have another and $d\leftrightarrow \epsilon$ portion...

...Fr $\ \,$ wk. The front fill, the nort property to 1, exempts and the next

instruction of a little only this can

...the gratem difference of figure to is of a conficunt care a said in's aced cilcult chip with an en-chip memory use him density RAM that holds a sequence of instructions for execution be an un-ship processorThe microcomputer includes an integrated lirewit device with process or and some rear Look opinstich links arran i to servide non-shared come it to initerally of other mich amount of the ...A clrauit controls of atalogasies device and controls, and responda t function bits to the terms of a retorn the rest is accordance with bits. The fur turn of the mark the one of further which cause cont. I dirould to load printer values into the temporary memory of communications links. This is so that messian transmission through the **li**nkr dan be... ... A low from more than a public of the new hip processor and an out-ship on a lingle integrated circuit chip having a substrate of semiconductor material of a first upper of the selection of a care compalises stc local no analysing a month of the configuration of least ... byths forther, said mile superfer inche give ... I an instruction printer droubt for limiting unstruction **st**orune located and to committee program a instruction of them discourses ...b) an instruction of mining circuit of flex to said instruction story of anti-uniferror in agreed 1 this continue from thid locat ::3... ...o a instruction perwadeline today literal destriction recommon live . The experimental ruction of the first of ins receive, dir dire ...the same three formation of as that of she buthor ate and containing all of a literature of the second consideration of the second Title Te move. The class of Additional Words Mark Mr. My ; 777 - 30.1. . . Origin and Aublination Into the Notice the

Order . Water its:

Mic. That the its A nominate on vises in that it is not device

having addressable memory locations and a promapor with a plurality regioners (60, 5), 65-1, 69-74) arranged for section in a pluration of instructions each instruction being of the same bit size q harder that s a format of bit politic, one with (E bit position oning for the whits and other hope of some being data bits. Such instructions We the processor to posser with a reluced numb . of resisters (40, 63, 19-67, 0-74) and red sed time offers in decoding inst. Atim a A dicrocomputer comprises an integrated direction devices with and memory and now of matrice links arranged to provide mon-shared competitions to amily rights of other misso type and a ... A programme of this see I, single only with computer includes 4K of RAM, I.M., register of in AIT. Program of a between in the on-chip RAM. The first local variable of a chaptocass... ...: () is a to the commant of the which is a committee pointer regimes . PTR . G). To the tions late contrant of sit , having a function portion and a data portion loaded, respectively, into an instruction buffer (TB) and an operand modification (OREGIN). Memory addic locations are formed by combining the continue of the workspace pointur register and there. ...or the new list of the A Perinter and the open Librariances. A set of "dir comment on the rich like that Erron REG file control for froms " use the OREG in that id linoth refunctions it mainty later comreg.... : other than the operand of an row " prefix ag " of Lotion (PFFX) deve : :: operate frying long bor loss of Schodulis and I will fulfin of proc 3. are arbiered br... ...i' wift a the worker be printer of the text to be executed. Each tirk, add instains in memory the identification of the next instruction to be one of the fat respective to come. I "last er of word in the contraction... ... A program bloom it is not ed, windle or in the magnetic includes 4K RAH, I in regionary to and it. Program of the more in the on-chip RAM. The first is tall ward in of the respect. i production in the state of the state of the and the prointer regional. E.G., Instrucione are montanto in incluy a func in programme in the programme in th address coats so see fit as 1 by combining to so at most of the workspace pointer register and theor the contents of the / Degister and to one rand endotter. A set of "direct functions " obtains at from OREG. "Indicate functions " use the Chemits to identify only a functions of District greater from OREG registers other than the period rould in A " pre" ag " a inchion (FFIX) open of marrier long bit lengths. Schedull. The could be sling of proc ... are in Li b.... ...ide attributed the surfispic operation of the extension case to be executed. Each of rspace and india among the identification of the next ${f instruction}$ is the current of turninal respective properties. A "listpointer" regint or (LPTR REG.) collected to in... ... A regrammable, his speed, inglu chi mirro moves in ludes 4K RAM, and regulators and that it Program and but it in the on-chip The court local rariable of each procession Tive to the current Wall, which is dione in a walk-page pointer region of MPCR MFO . Inturations are countained to size lating a nominal wift notice of mion loaded as a fill dynamic an instruction of the first of the an operand that the Holling Memory addler length are "recent combining or content of the workspace points a suggest a such a ...or the month to of the Not given and the open or beginner. A set of "dir of the Arthree Erector from Drive Erector i : ns " use OREG innuents to identify other functions obtained data from regin in other than the green image to m. A " prefering to function (197X) de∨∵ open which in a magnitude of scheduling and in his impost proc are - d hin this said. The same of the said same to anacuted. Each the second in the identity of the rate of the rate of the second s instructor of the hold of a local trait responding the contract that the poin. 5- A_{i} . And the state of A_{i} and A_{i} and Aexec a plunction of curument processes and thee income.... ...S. ... clib lar mamp to thin progress stored in a thing RAM con' of the contribution of the field of the fiel char

an i

n at later la

```
...me second to the interest of the process on a child has a workspace.
Construct bit of the state of state of the portions.
School rug/deschieques and a canamic of memory of our by
form .:
a li 🤫 ...
... A ricr womputer comprises an integrated direuit device with
and entry and communication links arranged to provide non-hared
connections to similar links of other microorpute seed
...A for omposer composes an integrated light of device with
proc. . ....
and remark will occurred the links again of the privile non-chared
conn. I no to limitar i kn finches miss one to the
... In the impage to come and integrated his all it is easily
process of
and responsible moderation links armound to provide non-shared
connection to similar light of other micromputer....
... I the compliment of apprise to an integrate to direction in our with
prod
and error and communication links arranged to provide non-chared
connections to similar links of other microphysics.
...A in computer comprises integration into the other with
proce
and la rw r r r rope line links arrow that is non-chared
conn. I has to be interested in the first and minimum to the re-
Clai ·
The all recomputer domarines a processor and a memory , the processor
able to more an ober of operations in response to program
instruction is of the same of the same of the same and has
the
            ration with plaiteris, predetermine the distribution
bits . Ignating a required function, other principlement positions
contain that I having little...
...nu is of registers interviewed by aska transfor appts, one being
an
open I drive . Notes of a roomy like of the contractively recent forms for the contraction of the contractio
circ in for a lagreet. Instruction to both to arrary memory
           of the bits for a the contact temporary ware as the time into the
operation in the configuration of provinced for other integral or aster in
ap:
          on ro, and in the slive to the following block limst
a:.:
.... the configuration may read in a min to the or having t
proc
              in the address tell arry local is the program defining
 m. ~
instructions to be no tell unid mouled from the controllisting
witt
```

```
plume a first in without all monory do with a making in
the w. . To may able to a late i with the control subtablishing a
fir. ...
                              of on the are works, are, with the fixed rigitor
confile and a cauge often, incoming the business from Laid
chize the field by a fine to a set of instance
                                                                                                                                                                                                        whip the came bit
lengt are are into a length of possible as a larger we appeal of
operation and improve art of his use of minory ,
                                                                                                                                                                                                 n of said
having a data portion are a function profor a lected from a set of
selectable functions, (b) cach of said data pertions having a lbit
less that the namer of birt which would be regalized to a dress
diam ... y
each is a adir turbs remove location (c, in response to an
instruct of a first type, combining to continuous aid first
with real ata poster said instruction on a invalue rory
a. In Justice stiding of more than the process of the
                                                                                                                                                                                                             orden dae e
tran . .
information using path a song address, and discount appears to an
instruction of a such type, ambining to contact. Of a second
region :
with the data permanner unid instruction of the second type to
an all with ble a mory we with and perform the remarks, of
ini
                          uio
using and now explication, said firest in a fire legisters and each
said of isable a productions have the function of
hoi :
the armore any or a displacement of the contract of the contra
havi
a process rank to may but sometiment he will now intequated
circ ...
demit, and a plurality of ...
                                    comprising as the shopf is though the filth group a kinquit
in the armount of the opening of the contract 
w}:: . . . . .
                                                                                                                                                                                                       O:
                                   is in the term of:
                                                                                                                                                                                                           i edu to mircuit .
inst:
                                                                                                                                                                           ): ·
do la propertional de la compansa del compansa de la compansa del compansa de la 
 ..a ipu milat gar mita in destre,.
CC:.C
                         19X2
pril
i: ...
a in discrim in the a string little 3.35 control channel
o:
```

the contry and distant for the process, the well have nomprising a

```
the first or schond type dimending on which in...
...the same integrated mixture gravice or enough tinch integrated
circont
device, the sequence of instructions is promome incorporating
complete in function limits being the same than form of the type of
cham . . To ted by the same addressive
... A delecompeter a uprimina an on-chip consist an an enthic
memo
on a lingle interested right thip having substrate of tempenductor
mater il di a first typo, i direin sald on differencery o implices
locations including a high density RAM of memory cells having at
least X
byter \mathcal{L}_{i} or \mathcal{L}_{i} , satisfies \mathcal{L}_{i} , \mathcal{L}_{i} and \mathcal{L}_{i} truntion
point a discute for addressing instruct: store locations to
obt.att.
printage in the state of themselving (i) all notice when revolving
ci: .i.
coupling said instruction storage less tomastic receiving said
instructions from sati dations; (c) all distruction outcome circuit
coupind to said instruction recariving element in reading
inst tions
received by said another tion receiving discuits all a plurality of
on-of in the mail, and institute in an expendently of
...the simultype of causes also hat of the out of any containing
of n I summy thelle of a addings denote Rell try; (if a recend
is later region of that from caid...
.... In the first of the control of 
an
oned by italie members in a single into the best his having a
sub. II If seminonic a retorial of a set on who in said on-
chir
writh the memory of rights a high drupity orday of themosy colls
havin:
at L of the K your of the large, said into a the full built unip including
 mamor - Mistor respondenting of said it . To a property of
on-of it makes as own that a unitary is by intopercontly of the
open and flusted to term of a contain the contain the contains and the con
                                                                                                                                    lunn i jir on said
                                                                                                                                     traid for my cells
O:
satisfy the same p \in fd^{n} as the latter of the said
                  on the flow of a first in late of the
... o .. alning name of said additional training the minima a operable
indep depth ( cat up canion of sold or cary ( ), /, or i / ) and
isolo un inter monero es usiderir den
                                                                                                                                          u. .. . . i ..s,
supplies that the second of the located and the life we can
                  The left of the second ray are also the schip as
w:. .
```

```
...A. configuație discont dip dimprising mon-cl pencembre, an on-
ROW hy Iding micro instructions for the processor and an on-chip
writt te
      on a single inter an ad-circuit chi navire a svinnat fof
sumic aductor material of a first type, who wain said on-chip writable
memory of this all high density array of memory ells having as
one in the of at race and in grated rise it only include:
                                                             (a)
meder
arraging a circuit grown in cap; (b) quarality of lit mal on-
ch:p
       and committee and itm operable independently of the
trans
oper ' d t
sat their ota;; a first isolation region in this crap, said
fire
isolation region continuing all of said recorp a lib of said high
dens. y
mem or errog; (d) a second isolation region on cold this regarate
from
sali first isol tirm resich...
...c: truing some of said idditional transistors which are ejerable
integers at yet sail on retten of said or more asray, to ! ( ) and
is learn in market four elements is the construction of the second and the constructions,
s in
seroul in that a plan and I need adopt that it is latter
where and him density remory array is local to be the same chip as
said of lipendently operation additional transistors and reli-
... As integrated the site big comprising and animal rich as minery and an
on-chi vriuol menury in a single inte haed i suit in laving a
substants of semiconing or reterial wherein sold reschip that the
mom it v
compaint while a multiplication of memory cells laving a later 1 K
of some a, said integrated fire it chip including about any array.
to markers on all this id remark the safe to
s' i true or the continue write le strong (i at least one
set it is a first of the clin for connection to one or ip...
...com times place its of additional on-chip transistors operable
      a chim if the openius host said memory and provide a simple and state
inde
isol
\mathbf{r}
      or art with the first isolation region of the more of
mona J
      for the form of the community arrays (i) and the is labeled region
С.,
O:
sali la sepa de final asid firet isolation region, contraining some of
      transport to the contrast and (e) an isolate a life in region
bridge and a front and a mond isolation aggions, recurredy animaigh
d .....
```

sid in pendantly and integrated onal transist or and inter-

memory a law in located on the same chip as said independently

oremain na

addit nel tomsic bysund is...

```
Tiems Description
S1 1471788 COMPAND? ? OR INSTRUCTION? ? OR PROGRAMME?
? OR
            CODER OR CODING? OR FUNCTION?
      378164 S1(5N) (MERG??? OR FUSE? ? OR FUSING OR UNLEY? OR
UNIFIT? 1
           OR UNITE? OR SYNTHESI? OR COMBIN? OR INTEGRAT? OR INCLU?
OR II-
           LIFORPORAT?)
    1227331 ENTEN? OR FREDICAT? OR PREFIX? OR PRE!) (FIX???) OR
SUFFITT
           OR MILL OR MODIF?
      277954 St /#10 S3
S4
S5
      3:061 S4(FM)(STORE? ? OR STORING OR SAVE? ? OR ACCULULAT? OR
KEE-
          P??? OR ULLT??? OR UPDAT?)
S6
      5/3975 ETERMINE OR NUMBER OR CACHER OR CATHEMY? R. HUER
S7
      102649 Du(30) (PECIF? OR INDICAT? OR DESIR? I DESUIR? OR
NECESSE
           on chryaent)
      221063 (MIDTH? OR SIZE? ? OR NUMBER(2N) (BET CA
S8
BITS); (5N) (EQUAL? - 1
            OL AT') LEAST OR COMPARABL? OR IDENTICAL? OR EQUIVALEN? OR
SAME
            OR SIMILAR)
      2000 (CIDIES OR CIZES ? OR NUMBER(2N) (PIT OF
BITS) (51 MATCHE
            OR AUTHER FR ALEKE OR AKIN OR CONGRUENT OF CLASSIC OR H
INCOMMO-
           117
      15173 - 91 52) (MIDTEL OF SINT? ? + R MUNTA (21 - 177 ST BING))
Sil
       13716 SU(5M) (11M142 OF SIZE? FOR NUMBER (2M JOHN OR BITS))
         S1.2
S13
File 148: EUROFEAN FATENTS 1978-2007/ 200738
        (c) 2 07 European Patent Office
File 349:PCT FULLTHUT 1979-2007/UB=20070913UT=20070906
        (:) 2.0% %1FO/Thomson
```

```
DIALOGER F .e DaBello OPE - FARENTS
(c) 2007 Emports intent ffice. All rts. reserv.
02055769
Routing and forwal ling table management for network processor
architectures
Verwaltuno
                ....
                       Routing-
                                    und
                                            Weiterleitungstabellen
fur
   Netzwerkprozessorarchitekturen
Gestion d'une table d'acheminement et de reacheminement pour
   architoctures de processeur de reseau
PATENT ACSTGMER:
 Radiove dierrer commonitations Software Division, Con., (4440140),
1500
   NW Ilean Street, Des Lange, IA 50325, (US), (Applicant designated
   States: all)
INVENTOR:
  Schardener, Curt, 1500 III 118th Street, Dos Moines1A 50325, (US)
 Lyons, David, TheO NW 118th Street, Des MoinesIA 50325, (US)
  Stock, Bick, 1180 NW 1.00h Street, Dos Moines EA 50715, US)
LEGAL REPUBBETTATION:
  Patentang ltv Abistetter, Schurack & Skora (102941), Balanstrasse 57,
   81141 Principle, (1.7)
PATENT (CT, No. Eind. Dane): EP 1657633 Al 06 517 [Fisher)
APPLI .. . . 100, , Datu; EP 200400. 65 0211 0;
PETC 1 / ( ), 1 , (1.e): 11 45681 011169
DESIGN FILE COLUMN AT FIGURE ( ) At CH; CY; CI; CH; DK; DK; E; \Gamma \in FL; FR; GB;
Gii;
 HU; TH; IJ; IT; IT; IT; IT; IT; MC; NL; PD; PT; RO; SE; ST; SE; TR
EXTENSIVE DESIGNATION STATES: ALL; BA; HR; MK; YU
REDATED PURELL DUNCHER'S) - PN DIN):
 EP 145 143 (EP 70) NULL
INTERIOR DENGAR
                           1 (Y8 + ATTRIBUTES):
IPC - lev Mal. Litium Status Version Action No. 5 fine:
 GC 7-77. /sc / I F B 20060101 20060322 H EP
ABSTF1 IT EL LGTT1.....
   A computer type he sing a network processor computation a cure
  processes and at least one microengine in operative remainication
with
         opromous ris provided. A table a mprised of a plurality of
 ent let wit ... Allest a consciated ther eigh in bulle, wherein the
 entries are a willed himselfically according to an LC-Trie
  List it has one that is one that is addressed. An Information backet is
 V .
         wife in the age of cystem, those in the information packet
ha s
 ie or .
                    s. a pointed therewith the telesia charched
 an L -The again a gorithm to find a match between an II address of
an.
  ent place a make a total descination 19 addes a continuit furmation
  par su un ani ru ti i achet is translitted to a roi rolma 12
ar in
  The late of the Tiller of the harmling with the interface is
```

13/5,8/1 (Itua 1 from dile: 348)

```
provided to any emodate communication between the core processor and
    mil I ligine of the network processor.
ABSTI IT LORD COUNT: 145
NOTE:
    Figure number on first pace 4
LEGAL JTITIS (Ty) , Pub Pate, Kind, Text):
                                        11511 Al Dublished application with search report
  Application:
 Chan : ::
                                      13 114 Al Title of inverti n ( in and changed:
20067 11
 Chan :
                                      1 514 3.1 Wills of invention (English)
20065 14
                                      060614 Al Title of invention (French) changed:
 Chairte:
20066 114
 C.:a: 'C:
                                      DC1913 Al Tible of invention (Griman) changed:
20060 413
                                      060113 Al Title of invention (English) changed:
 Chai jei:
2006 11.
                                      # 413 AT Title of invention (French) changed:
 Cha∷ e:
2006( 11
                                      16.108 Al Mitle of invention (German) changed:
  Charre:
20061. 19
                                       I los at mittle of invention (Amilian) chan all
  Chairte
2006.
 Cha. :
                                      le 100 Al Tirle of invention (F. 111) chan edi
20001 8
 Cha. 'e:
                                      07/1124 At Title of invention (German) changed:
20071 14
 Cho.. :
                                      37.114 Al Title of invention (English) changed:
2007 1.4
 Cha 🗀 :
                                      070124 AA Title of invention (Franch: changed:
2007 7 :
                                      1. .25 Al Title of invention (German) changed:
 Chat. E:
1 12 Al little of imment, a 1 glich Banged:
 Chail ei
20070425
                                      of all of inversion is not the state of the 
 Chair
2 370 E
LART of (Publication, Trocedure), Application : English
Engl: .
FULLI IT AVAILABILITE:
               Text Finguage Thatte
                                                                             Word Crunt
              MAKIMS A (English)
                                                       200000
                                                                               1484
              ..... A
                                 (English) 200520
                                                                              14137
                                                                              15021
Tota
              ...i count - a mument A
               .i count - Innument R
Total and count - 6 numerus A + B
                                                                             15001
...L . .E.CATION
                                            uming Licar node. Or Banja
                                                                                                         . . . . . . . . . . . . Table
3,
                                                                                                         ······················the
             r i roult bi
                                          ogenia compadiate
                                                                                             .
                     E ent H
                                              ton in this boing to the
    ::u:
finat
    promithe number of bits in any community minimal arong the set of
             er bein trice sed by the Build Lunction; and you - the first...
... Con the Skip full that exhaines the first and last entry in the
```

subset smallfor a symmetric prefix of bits, the number of bits in

and such prefix comprises the Skip value. In the initial call to the

Build fination there is not...

...a imputeBrn. function that examines i of this in the subline. Tal

in delimination la gost number of profix laber, distorarding any

co must prefix: that contain all of the case evalues , that number

of .'r. Using the first...

```
C: m 2 From File: 348
 13/5, K/2
DIALOG(R) File F. HEM. FRHAM PATEMES
(c) 2007 European Panent Office. All rts. renerv.
01930027
Secure transaction management
Verfahren und Vorrichtung zur gesicherten Transaktion.verwaltung
Procede et dispositif de gestion de transactions securisees
PATEUT ASSEGNEE:
 Interinst Technologies Corp., (2434323), 955 Stevart Prive.
Sunny : le,
   CA 94 85, (No., (Applicant designated States: 511)
INVENTOR:
 Girmar, Karl L. 10464 43rd Avenue, Beltsville, 15 10705, (US)
  Spain, Francia ... All Eleats Avenue, El Cerrit
                                                     - TA 94530, (US)
  Shorn, Mictor H., 10s Lantely Lane, Peth Sda, M. 1914, (US)
  Van Wie, David I.., 51430 Williamette Obre 1, 6, Fig ne, OR 37401,
(US)
LEGAL REPPESENTATIVE:
  Belistora, Klith Duric howis (28273), BEDESFORD & Col. 13 High
Holler,
   Lunden WCIV 6PX, (GB)
PATELE (01, No., Kind, Date): EP 1555501 (A) 050700 (Basic)
                             EP 1555591 .
                                             .,511 ₹
APPLICANT (CC, No. Date):
                            EP 2005075672 960313;
PRICE: Y (CC, Ex, Patri): US 303107 0 .213
DESIGNATED STATELL: AN; +3; CH; DE; DU; ES; FU; GH; OF DE; LU; LU;
MC;
 NL; PT; JE
REDATE PARENT HOURS IN - . II (AN):
 HP 861461 (E) [12.371)
INTERNATIONAL PATENT CHASS (V7): G06F-007/01; G06F-007/60
ABUTUA DEP 11 TOUR
     muthod of and apportable for assembling soft are elements to form
 oc pure transmily (for) are described. A re on . (S. B) containing
 information identifying the softward elements (1 00, 717, 1200,
1202,
  69 , to be accoming to form the component assembly is adversed. At
lenr
 and of the . It may alement (10. , 1100, ideas, the breath record
 don his rever table plo has sude and at least one or the anothware
 expended is a composition of the 11100, composition expenses to program code
an' a
 he dem ( .04) inving an execution space id adiffer identifying which
 rung to be differenced and by levels in the big to for one year and
  on the region The reither elements is stiff i by the record are
 as. To initiation of the astronomy of initiating, and the
load. 1
     and uted that the lovel of security of the parphonent assembly
 ome with spot to the level control antibell, the
og sidentifier.
APLIN TO CRO OUTLIED AP
```

```
Figure number on first page: 23
LEGAT SUNTUS Aligner Publicate, Kind, Text):
  App. ration:
                                                     PF // Al Published apply ation without resemble report
                                                      U. This All Poparate publication of the cear in report
  Sea hil-pormi
                                                       2000 Inventor information bugget 10151018
  Cha: hi
  C.: 4. 3
                                                       of the fittle of instable. The ship of eveni:
20761 7 14
                                                       16 out A2 Title of invention (R a ich) charged:
 Cilai. Ti:
2005(31)
                                                        SO 14 A2 Title of invention (Fren L) changed:
- Changer
20060171
                                                       060705 A2 Title of invention (Groman) changed:
 Chan ja i
2016 ...6
 Ch. * * . :
                                                      of Total Mittle of invention English changed:
2006 11
                                                         1 7.1 A2 mitle of importion (Free it changed)
 Cha K. t
2005 . T
                                                       N 51 AL Table of invention ( ) and other fire
  Cha. ::
2( 17: " )
 C...
                                                                          1.2 . The conjumnts of the stage of the stag
20 )
 C.: ... ·
                                                                   15/22 Title of invancian of the character
200 / - 5
                                                       970-25 A2 Title of invention (Gorman) changed:
 Changer
2007: 7...5
                                                       070725 A2 Title of invention (Errich) charged:
 C:: ':
Cha: : :
                                                       27 172" A2 Witle of invention (Firme's change 4:
200, ....
LAGO of (Bublicas on, a posteral, Application): English; English;
FULL BY AVAILABILE :
Avai. The Text In the property of the
                                                                                                                The same
                       7.TUS A . . . . . . . . . . . . . . . 29
                                                                                                                10 2
                                                27/529
                  "Fr.J A
                                                                                                              1916 8
Total court and the
                   . . i count - Tument P
TC''.
                   \tau rd count - dr uments A + B 195030
 ... I DIFICATION underscore by to (BYTE * Doff or letter of the life of far
              ....vo, (maid )
           This innotion of as a jucket stored in huft and "Implic size.
I:
                             A diff the gale of flat cant in lower for the con-
     20
... to function of the fing admirer of the first way, for
     ux . , a tillus .
                                                                     r anagos
         ...in a nation of the control of the
74
                 on agratuation by an aprovious of the wis-
                                                                                                                                                                                              ovided to
              And VDE franching allow Apro-caretra, AFT in vine indegrated
                 a term postile to the an enhanced set of the writing are tem calls
                 ulary followers to "B functions of a to a last the unations
60
```

NOTE:

other than VIE foot. as Thee Figure 11A). The AdS-or postion of API

stadice 742 may tams we MME function...

```
13/5, K/3
          (Ttem 3 from Eile: 343)
DIALCG(R) File Barabuncan PATANTS
(c) 1507 European Parant Office. All rts. renerv.
01613119
Method and apparatus for monitoring the performance of a computer
Verfahren und Vorrichtung zur Leistungsuberwachung eines Rechnersystems
Methode of diagnosituf de surveillance de la performance d'un
   d'ordinateur
PATENT ASCIGNAE:
 Sum Microsystems, Ind., (2616592), 4150 Nemmork Cirole, On the Clara,
   California SIC 4 (US), (Appliernt designated Curres: all)
INVENTOR:
 Cantrill, Bryon, 1702 20th Street, San Francisc California 94107,
(US)
LEGAL REPRESENTATIVE:
 Davies, Simon Pobert et al (75453), D Young & Co, al New Fetter Lane,
   London, EC4A IDA, (GB)
PATEL 1 (CC, No., Find. Data): EP 1321566 A2 03.1190 (Basic)
APPINITION (CC, 15, 15, 15) EP 20/3250416 130.
PRIOT - TY ( C, ), 1 at ,: 18 60363 02 /129
DESIGNATED STATES: AT; BE; BG; CH; CY; CZ; DE; DY: FE; ES; FT; FR; GB;
GR;
 HU, IE; IT; II: LU: MI; NA; PT; SH; SI; SF: TR
EXTERNED LAGRONATED ALATTIS: AL; LT; LV; MK; D
INTELLATIONAL LATE TO CLUSS (17): G0 8-011/34
ABSTRACT MP 10747 3 AM
   in system at lilet ild are provided for monitority the performance of
 computer system by dynamically interposing an instrumented trap
table. A
 bar address of a true table, which may be continued in a trap base
 ad our regards. The the changed to indicate to cummumented trap
ta'\le
 An instrumented trap table may gather a variety of statistics,
 the type of traj and so entry timestamp. In instrumented trap table
may
 then call a non-incurrented trap table to process the trap. A
 non-instrumented than the hard may pros control broken the instrumented
 the table to all or turble statistics, for elemente an exiting
time. Dang..
 An instrumented top table may then return process flow to the
 ru ting. In tall the mer, useful performance static and may be
gath li
 op it is maded by regular, fit is to are.
ALIN TO RD : 2
NC ::::
 Fir rollumba oll firm jage: 1
TENT STATE OF A
                 Time Para Kind, Text):
               District Publishe applie in the treat report
L721111 GE will be seen, to emply application of length (a,b) and (a,b) Eq. ( ).
```

```
FULLIMENT AVAILABLE LEVE
Available Jen Lannus e Update
                                   Word Count
     TARRA WEST
                        ..0 1331
                                    1352
              LII A
                                    4311
Total relicent with rest A
                                    6163
Total vos com mando mas 3
                                      0
Total corrector - ductaments \Lambda+B
                                    6163
...SIT TECRUTE TO Law. Entry, and the time gent in the handler
 the accumulated in a memory location specific to Tun misses.
  In order to minimize the amount of knowledge the hernel must
harro ...
... side of the TLB return entry. Rather, it executes a known
 agree memory is in with the %tpc in a qualificationer, for
 exactly registed to the the present...
... under the track of the first the first one INSTR ("add fight, the against Prior to
 emoution, to premium thanism may modify this instruction such
that
 277 32 72 6
                 of the TLB of the TLB of the first
  THE minimum of I misses from kern in A turger employs
a...
...c hiral programme 50s Eunctionally coupled with the bus for
problesine
 inf emotion and instructions, a volatile memory (15 (e.g., random -
                      . . oled with the bus of fire unority information
 ac shortenary III
and
 ing to lear to 1
                      tial processor 605 and a mena-velocate memory
510 (2.1), non-only only ROM) coupled with the but II'd for
sto. . .
 static ifor it is all instructions for the pressor for a Computer
 system for all or note. It includes a chan; allo in neurlatile
mem. 🕝
-6 -2.7., f_{\rm col}({f s}) or a large information and {f s} or the
 cultial proof of a which...
... three devices (1997).g., a rotating magnetic field coupled with the
bu –
     for string information and instructions .
      the noticed in the mater just a 200 c. Which is the phional
```

al . n. - lo m. n. 630. Device...

```
13/. %/4 / (luom 4 fr % file: 348)
DIAMA (A) Tile TAR HUBER ALL PATENTS
 (c) 12007 Europe in Patent Cifice. All rts. reserve
03.53.7 34
VIPEC AUDING MEMBERS ALL A DE MIRE
VIDE 13 KUNG! FERT HE N 'M. -VORRICHTUNG
PROCUDE DE CODAGE VITTEO ET DISPOSITIF DE CODAGE DEL TRONTANT
PATE I ASSIGNMENT
        To mink lighte Hailips Electronics N.V., (200779), G. Tenewoodseweg 1.
                  B) Finite n, / '' roprietor lesignar i materially
         RU L. Mindent, Prol. Polsulaan S, Mu-5656 A Him Milyen, (ML)
LEG TO THREE TO THE
         This and I., Consistion is 1 (4438), Philips Int Electual Ecoperty &
                  Clanderds, 155 Houseword Hausemann, 75009 Parit, (FP)
EP 1374595 BI 0000
                                                                                                                                            NO 2002080565 0210.
APPL" IN (C), Me. 2004): MP 2002/08586 UPPL F 10 2002/3997
020.5
                         TY COUNTY, DOTAIN THE 2001400916 010324; FINE OF TABLE 4 011130
DECLERATION OF STREET SERVICES OF SERVICES
LI;
     TIV: TO MA; THE DEC. TO
EXTERN DO NO SIGNATED TOWNS : AL; IT; II; MK; EU; UT
INTERIOR DATE OF STATE OF THE CONTRACT OF THE STATE OF TH
IPC of Legisl Value limit of Status Mersion Andiro Common Office:
        NCTE.
        No A direment y Line i by DDO
LECAN UT. WS (Cope, Eab Dato, Kind, Text):
   Application: COLL + At International application (Art. 158(1))
                                                                                - Vallu4 A2 International applic to room ring European
    Anni ar ar a
                                                                                                                            phase
    Application:
                                                                                 11 le an Fablishel application of test carely report
    Ene ina , n:
                                                                                 English the
                                                                                    Table 7m Note of Espatch for a could manipation
                                                                                                                                     oporu: 1 040±07
                                                                                    in the distribution tempo changed:
   C: z = -i + i
266 11.
                                                                                                    . Title of invent. " " liel" the god:
   C.1 + 3+ :
200 .
                                                                                                   Title of myent the modern of t
  C. . . . .
2005 .
   Gianni.
                                                                                  (C. U. ) Bl Grant of patent
   Charles to
                                                                                           is all Tiule of inventions of tengod:
23 t 1:
                                                                                    100014 Bl Title of invention (En lich) changed:
   Chun je i
21 11
    C . :0.
                                                                                       Jiii II title of Tarenti
                                                                                      the of the colon of the company of the colon of the colon
  ( ; " :
2:
                                                                                                    * Zimle of liver . . ( ) the object was:
    C_{\rm total}^{\rm T} = 0.01
```

```
2(0) ·
                                                            Cliate ::
    70.23 FT Title of invention ( b) an) changed:
      Cha. ur
    200 1333
                                                            UV 23 11 Title ' invent' no Positivh' changed:
      Chairea:
     2000 03
      Ch. . :e:
                                                            070527 Dr Title of invention (French) changed:
     200731..3
                                                            In the la Tiple of invertage and a character
      Char. a:
     2007-11:
      Cnallita
                                                             20.7
      Chritier:
                                                              200
                                                            11 F1 Title of invention in the managed:
      C.... ' ::
    2( . / :
                                                              TOTAL HI Title of invention ( ) Langed:
      C . 1 · · · :
    20.7 .11
                                                            C7 II Ti Title .E inverti )
      Char a:
                                                                                                                                                                                     n. 17:
    201 - 1.2
      Charling
                                                            370 Or BL Title of invention ( . . . . . . ) channels
    20070 : " +
                                                             of a first that the second of 
      (.161 ):
    2007/18/9
                                                           of Post Pittle of invent in the act of ledi-
      C.: 4. . . . . . . : :
    2( 7 7
      ( · · ·
                                                              1 1 .1 Title of invertion in . . .a ged:
    20.
      2007 17
      C.:a:: ::
                                                              10519 FI Title of invention (F. 1) objects
    2( `` ' );
    LAGC + H. (Publication Procedural, Application) . From the Foliable +
    Er. [] ...
· FULBE OF AMATEMBLEITE
    Article Down Hameley
                                                                                    ∷p∹ ite
                                                                                                                      marc 7 .t.
                     1114 1 15 D (Erg., i) LUC 538
                                                                                                                            ٠٠,
                          . TIMS P (Grenan) 200638
                                                                                                                            5.8
                                                       1.00
                        7....2MS II
                                                                                       1,1633
                                                                                                                            36C
                        3 82 3 / 25. 12.
                                                                                     100538
                        . . I Lour
                        ara coult
                                                        and ac B
                                                                                                                         422r
    To a will count
                                                                        umen. J A + B
                                                                                                                         4.22.
     .. SPOIFICATION that P fromes, and I frames of the
                                                                                                                                                                    - Malne I Minstream
    i٤
                                                                                                                                                                      ::: vi/ either
                            I in an erold - or _{1} lpha - buffer , r_{1} lpha + 1 1 1 -
                        of in a aborage modelum or immoliately because by the buffer of
    a
                          of the second control 
          at the same transfer
                                                                                 ... propers in the scores in the Exames
    ca · · ·
                                in the guarrinor was a see reach
            Fig. 11. The thorough gualfilation of the include its, for a
           In he punctizer...
```

...a: Plysis step in followed by a second past which placeses said survistics in order to modify at least the modification size and, thus, to perform a name harmonious dictrication of the for each manualization that

... It is a little induce n where a is remarkable to the little caseded so as

to i buffer . I at the looder ide as sixtle bitrate is

cht die d, aud the DEFI-2 standard...

...c officient linearly depending on the object the foreign ponding to

concerned macroblock. The complexity is equal to the product of the number of bits used for coding each macroblich and the

quant sation

atter sire.

of a confinguous and in recomment of all

... I lead to an example bitstream pais charicher on ing which the quarte a stap will be nodified for each made a solute lab frame, in

orform mulity in the site of attached

...effect dots to DET, dominibed heceinunds. This is tomor yields a blocking artifact man to which is store and ise in order to modify

the statistics (complexities in the present case), new afterenced by STATE in Fig. 2. Thus

```
13/5.4/5 (Them 5 from file: 513)
 DIALUG(F : Die 348: EUTOCEAL BATEN: 1
 (c) 100% Huropean Patent Office. All rts. recorv.
 0129 3370
- INTELA, STAGE OF A AULTI-STAGE ALGORITHMIC FAITHOW GENERATOR FOR
 TEST TC
     LHILG
 ANFAL 35 JUEE EINES MURSTUFIGEN ALGORITHMISCHEN MIT HARGEMERATOR ZUR
    THE TO-DAUSTET WENT
 ETAGE INITIAL ENUN GENERATEUR ALGORITHMIQUE / FIRMIEUPS ETAGES DE
    THOUTHER POUR TESTUR DES MICROCTROTTES INTHOFFER
 PATELL A LUNINE:
   UNIDER ORPORATED. (84.194), Twaship Mir and Union Neeting Roads
 P.O.
     Pox 100, 31 1 E. L. PA 19424-0001, (US), (P. 1 letor designated
 staucs.
     . . }
 INVEL RE
   RB. M. James, Mornon, 6462 W. Vi toria bath, Clinnflor, AZ 85226,
   C1 IIN Robert, Maris, 1267 E. Flintlock Flat, Chandles, AZ 85249,
  (US:
 LEGAL TRANSPORTS I ALE
   Mor in Thido Dr.-Ing. et al +379+), Modian Codi, Disanty &
 Stari .
          otherwise (1046) Lunchess
                                 DE)
 -(2^{-1})^{-1}
                            EP 1 ....5
                            1.7 17. 15
                            WO 2001003235 U.T. . . .
 PR1. 7 [11, 14, 1198]: UP 432969 1103
 DESTILL THE STATES (F ) A): TO; BE; CH+ CY; T + D + D ; MT+ WI GB; GR;
   IN - 11 - 11 - 11 - 11 - 11 - 12 - PT; SE; (Pub 1): PE; 1 ;
 EXT. I TELLIA. I TYMEST: AL; LET INT MK; . C; 3
 INTER LUMBER FAR DOT CLASS (NT): 19 (31,/**+1)
 CITY 10 FOR ED 10 EP 5 N7 F 10 43001 10 12 12 97 F US
 CITE IN BUILD MODULE IN STORE A : US 431. The Fig. S EI NAID A : US
   45 97 7.
 NOTE.
   No A-document published by EPO
 LEGA TATIS (Name, Pub Date, Kind, Text):
  Apr Action: 010004 At International symbol on. (Art. 188(1))
  Fig. 201 nr. 201 A. International Application of the European
                          ·..Je
  131 of cubliched application
                                              it is a line apport
       • : • • • •
  Ex
                 invita i Dana c. Iquelli x
                                              :: n n20423
  Ch.
                      20( . .
                     u la little immet lage to a side
  C!.. ..
 2000 :
```

```
Cha<sup>1</sup> .
2004 /1.
Grant:
                 040915 Bl Granted patent
                 042401 Al Title of invent: " (Wrench) changed:
Change:
2004 715
Cha: 30:
                 040001 Al Title of inventi n (English) changed:
20040715
                 017:01 Al Title of invention (7 mmm) changel:
Charge
200:L' -
Grafit.:
                 040915 Bl Granted patent
1520CL El No opposition filla: 20090616
                 Callin II Fills of invention (Jerson) changed:
Cha :
2006
                 follow Promises of Inversion Unglish's stranged:
Chan ::
2006°
Ch. . ; c :
                 vClub8 Bl Tible of invent in Themph) changed:
2001 179
Cha: "e:
                 ( > 700 Pl Title of inventi ( ) rman) changei:
200€ 30%
Cha 😁 :
                 vernn9 B1 Title of invent() n (Figlish) changed:
2007
Cha 4::
                 106 kills bi Tible of invention (Danni) chops in
LANGE H. (Publication, P. 1 dural, Application): Fuglish; English;
Eng
FULL OF TO STAIL STATES
                                   Mond Total
      in least large general
Ava:
                          Ujoate
      ۲۰۰
       ALES B ( 1970) 400438
                                     561
      TAIMS B (Lit 14) 200138
                                     58.
      TEEC B
               (English) Duc 38
                                    26617
                                    0
Total and country immunities. A
                                    0149
Total fird count - 1 ment B
Total . A count - . me. ns A + B
                                   22495
... S COTFICATION sin . W. (17). Inc. .uction [1] I les as constitution
Code
 Cl shirth identifies it as the wrate memory instruction , and it
 in the art to positive a field was then determined in executed
\mathbf{b}_{1}
 the other generator I. ...
...c and amstra eartista direction, NO conducts, MOS arradits, and
CMOS
 circuits. Likerice, each massry modern I of Tigare 1 can be
 clustructed of membry halls of any type, the sithose which store
data
 birs flip flage till
luction of the families of the files of the file of the mean with I gare 10.
    orb, is aboth a moduficable, the number of bits which are
rea.
      the to pay in
                                       n in the second
                                                   ∵de ∴ d
          and how to the world in the rectory wormle 13 come ists of
0.37\,\mathrm{g}
        mitality, with an into the field of the property are the contractions.
 سالأ
```

...Each TMS header in TABLE 1A is followed by a cords of "1" bits
which
 equals the number of "" hits that are a difficult the
 In TAM CLUM, TAWAR (STEAR ACT the number of TAT dits that are
writes
 in the context of the state of the number of the low of a...
 score as, then asserte and 33 is referred over astropic 37
becar
 in a number 1 or context of less from an act to the act of the MASK

in...

```
13/:,K/3 (Item 6 fr m file: 342)
DIALC (R) File 348: FUP PEAN PATENTS
(c) 2007 Europe in Patent Office. All rts. reserv.
0129 : 11
SYSTEM FOR TESTING IC CHIPS SELECTIVELY WITH STOPED OR INTERNALLY
GENEFA . ED
          FIT STREAMS
SYSTEM ZUM SELEKTIVEN TESTEN EINES IC CHIPS MIT GESPEICHERTEN ODER
          ERZEUGTEN BITTSTROLEN
SYSTEME POUR TESTER DES PUCES DE CIRCUIT EN DGPERS SELECTIVEMENT AVEC
          TRAINS DE BITS MYMORISES OU GENERES EN MODE INTI HE
PATE TO A SIGNED:
     UNIUNG CORPORATION, (042794), Township Line and Union Menting Roads
P.O.
         I x Ell, Blue Pell, "A 19424-0001, (US), Proprietor designated
stat :.
 )
INVE. ". R:
    RH DUS, James, Mernon, 6462 W. Victoria Lane, Chandler, AZ 85226,
CC.ELIN, Robert, David, 2267 E. Flintlock Place, Chandler, AZ 85249,
 (US)
     BARR, Tirothy, Alben, 243 S. Criss St., Chareller, 47 85216, (US)
LEGAL RELRESENTATIVE.
     Mora . Guid , Dr. -Thr. (40706), Indiano, Drift, isanty & Staub,
      Elisamutrasia (Fig. Junulen, DEY
PATEL TO DAY DIES TO DESCRIPTION OF ALL THE TRANSPORTERS AND THE PATEL TO THE PATEL TH
                                                                                       EP 11. 7446 111
                                                                                       MO 20 13521.
APPI
                    Tid (CC, No, Dath): EP 200097331C 01024; WO 2000029302
001.C
PRIC 13 (CC, No., Date): US 432966 931103
DESI MATER GRATER (Ptd) A): AT; BE; CH; CY; IF: DN; ED; FI; FR; GB; GR;
IE;
     IT LT LM: MM; ML PT; SE; (Pub P': DE; FN; G3
EXTRUMED DESTRUCTION NUMBER AL; LT; LY; ME; LO; UT
INTERLIGIO. AD THE PT OF LSS (V7): GOIR-JOD/31.
CITED PATHOLE (EP E): EL 4 0876 A; FT 570067 A: TO 4 02460 A
CITE IN SING OF BLOOK OF A GOVERNMENT OF STATE
NOTE
     No Automatic profile i by ElO
LEGAL FIRST TYPE, the late, Find Fixe):
  Appl. of no plants in the District Apple of the Control of the Con
                                                    010764 Al International application entering European
                                                                                 phase
   App. - Minn: C20731 M. Publishei applientle with search report
   Exame: 1. Loui:
                                                   020731 Al Date of request for examination: 20020423
  Examination:
                                                    071723 Al Date of diry which of the first experimation
                                                                              report: 2000000
                                                   95 14 DI Granussi p temu
   Grant:
                                                        4 - Ε. Νο ουριμετίου ετ το 14 025.
                                                             Said Tauthor to the manage of the u2F tu7 to the filt act of the property act at an ac-
   Ου: :..
   Lë !
                                                                                  ut Alac its quare forms v, date): DE
```

```
2017721 .
                                     060495 F1 Title of invent. n (German) changed:
 Chri. :
2005 シ
                                     060405 Bl Title of invention (English) changed:
 Chally :
2006.7.5
                                     nscans Bl Title of invention (Frem h) changed:
Chaman:
2006 465
LANC LIE (Publication, Procedural, Application): English; English;
English
FURTER TO ATLABELITY:
Available "ext Engrage
                                                     Undate
                                                                               ard Count
            MP_{1}MP_{2}MP_{3} = (E_{1} + E_{2} + E_{3}) = 200035
                                                                                 633
                                ( (2 - 1 Am)
            CLD LOS B
                                                         30573
                                                                                 - 33
            714.7.13 b (F. 16h)
                                                        23000
                                                                                 . by
              : " B
                                 201100s (Hailett 1)
                                                                              30597
Total : .d count - document A
Total red count - document B
                                                                              22397
Total of count - documents A + B
                                                                              2.439"
... C . TRICATION single ford WC. Instruction 3 is the les an operation
   OF which identifies it as the write memory instruction, and it
   includes a memory addiess field 3/a. When include in 36 is executed
by
   the part in jerora er 11...
...or becommence of mm. circuit - ECL : here to, MOS pirquits, and
CMOS
   cirriry. Likewitt of ... mer .y duly 10 to English I can be
   court is ted of the ory mells of any type out as those which store
da∵
   hit in Min-floja or...
... It is from a unning mode as deports of it is bounding with Figure 10.
     . . . . . s cubiler modification, the reservoir bits which are
rea.
  can a time inflator a cholimentary in this 13 car. In the ich control
   Figure 5 chars in a each word in this memory special condists of
   bith unitally, I - at theget his for of your mills
...E is a horizon of the followed by the length bits
whi. .
   some the number of TDO bits that we seem from the
   IN I M ADDIBATA IN MISTRY, or the number of FRT bits that are
writt
    in the explicit of the series of the following the following the series of the first of the first series of the first of t
   ε.
                    o ummoužota je uželje.
                                                                                                         i intiguation 37
be .
    La Lit Le
                                                                                .~...
                  • ...:
                                                                                                           Fig. T. , LTDO, and
                                              or ione any or
                                                                                 :. : .
MASA
```